

SoundPort® Controller

AD1816A

FEATURES

Compatible with Microsoft® PC 97 Logo Requirements
Supports Applications Written for Windows® 95,
Windows 3.1, Windows NT, SoundBlaster® Pro,
AdLib®/OPL3®
Stereo Audio 16-Bit ∑∆ Codec
Internal 3D Circuit—Phat™ Stereo Phase Expander
MPC Level-3 Mixer
ISA Plug and Play Compatible
16-Bit Address Decode
Dual Type F FIFO DMA Support
MPU-401 Compatible MIDI Port
Supports Wavetable Synthesizers
Integrated Enhanced Digital Game Port
Bidirectional DSP Serial Port

Two I2S Digital Audio Serial Ports


Integrated OPL3 Compatible Music Synthesizer
Software and Hardware Volume Control
Full-Duplex Capture and Playback Operation at
Different Sample Rates
Supports Up to Six Different Sample Rates Simultan

Supports Up to Six Different Sample Rates Simultaneously 1 Hz Resolution Programmable Sample Rates from 4 kHz to 55.2 kHz

Power Management Modes
Operation from +5 V Supply
Built-In 24 mA Bus Drivers
100-Lead POFP and TOFP Package



FUNCTIONAL BLOCK DIAGRAM



SoundPort is a registered trademark of Analog Devices, Inc. Phat is a trademark of Analog Devices, Inc. All other trademarks are the property of their respective holders.

REV. A

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781/329-4700 World Wide Web Site: http://www.analog.com Fax: 781/326-8703 © Analog Devices, Inc., 1997

PRODUCT OVERVIEW

The AD 1816A SoundPort Controller is a single chip Plug and Play multimedia audio subsystem for concurrently processing multiple digital streams of 16-bit stereo audio in personal computers. The AD 1816A maintains full legacy compatibility with applications written for SoundBlaster Pro and AdLib, while servicing Microsoft PC 97 application requirements. The AD 1816A includes an internal OPL3 compatible music synthesizer, Phat

Stereo circuitry for phase expanding the analog stereo output, an M PU -401 U ART , joystick interface with a built-in timer, a D SP serial port and two I²S serial ports. The AD 1816A on-chip Plug and Play routine provides configuration services for all integrated logical devices. U sing an external $\rm E^2PROM$ allows the AD 1816A to decode up to two additional external user-defined logical devices such as modem and C D -ROM .

TABLE OF CONTENTS

FEATURES 1	Figures
PRODUCT OVERVIEW	Functional Block Diagram
SPECIFICATIONS	Figure 1. PIO Read Cycle 6
PIN CONFIGURATION 9	Figure 2. PIO Write Cycle 6
PIN FUNCTION DESCRIPTIONS	Figure 3. DMA Read Cycle
HOST INTERFACE	Figure 4. DMA Write Cycle
REFERENCES	Figure 5. Codec Transfers
SERIAL INTERFACES	Figure 6. DSP Port Timing
ISA INTERFACE	Figure 7. I ² S Serial Port Timing
AD 1816A Chip Registers	Figure 8. Reset Pulse Width
AD 1816A Plug and Play Device Configuration Registers 22	Figure 10. Serial Interface Night-Justified Mode
Sound System Direct Registers	Figure 11. Serial Interface Left-Justified Mode
Sound System Indirect Registers	Figure 12. DSP Serial Interface (Default Frame Rate) 20
SB Pro; AdLib Registers	Figure 13. DSP Serial Interface (U ser Programmed
M PU -401 Registers	F rame Rate)
Game Port Register	Figure 14. DSP Serial Port
APPENDIX A.	Figure 15. Codec Transfers
PLUG AND PLAY INTERNAL ROM	Figure 16. Recommended Application Circuit 48
PLUG AND PLAY KEY AND "ALTERNATE KEY"	Figure 17. AD 1816A Frequency Response Plots 49
SEQUENCES	Tables
AD 1816 AND AD 1816A COMPATIBILITY	Table I. DSP Port Time Slot Map
USING AN EEPROM WITH THE AD1816 OR	Table II. Chip Register Diagram
AD 1816A 42	Table III. Logical Devices and Compatible Plug and
AD 1816 FLAG BYTE	Play D evice D rivers
USING THE AD1816 WITHOUT AN EEPROM 42	Table IV. Internal Logical Device Configuration
AD 1816A FLAG BYTES	Table VI. Codec Transfers
USING THE AD1816A WITHOUT AN EEPROM 44	Table VII. Indirect Register M ap and Reset/D efault States . 30
MAPPING THE AD 1816 EEPROM INTO THE	Table VIII. Sound System Indirect Registers
AD 1816A EEPROM	Table IX . SoundBlaster Pro ISA Bus Registers 38
PIN MUXING IN THE AD1816 AND AD1816A 45	Table X. AdLib ISA Bus Registers
	Table XI. MIDIISA Bus Registers
PROGRAMMING EXTERNAL EEPROMS 47	Table XII. Game Port ISA Bus Registers
REFERENCE DESIGNS AND DEVICE DRIVERS 47	Table XIII. AD 1816 Pin Muxing
OUTLINE DIMENSIONS	Table XIV. AD 1816A Pin Muxing

-2- REV. A

SPECIFICATIONS

UNLESS		DAC Test Conditions 0 dB Attenuation
25	°C	Input Full Scale
5.0	V	16-Bit Linear M ode
5.0	V	$100~\mathrm{k}\Omega$ Output Load
48	kH z	M ute Off
1008	Ηz	M easured at Line Output
20 H z to 2	20 kH z	ADC Test Conditions
5.0	V	0 dB Gain
0	V	Input -4 dB Relative to Full Scale Line Input Selected 16-Bit Linear Mode
	5.0 5.0 48 1008 20 H z to 2	25 °C 5.0 V 5.0 V 48 kHz 1008 Hz 20 Hz to 20 kHz 5.0 V

ANALOG INPUT

Parameter	Min	Тур	Max	Units
Full-Scale Input Voltage (RM S Values Assume Sine Wave Input)				
PHONE_IN, LINE, SYNTH, CD, VID		1		V rms
_		2.83		V p-p
MIC with $+20 \text{ dB Gain}$ (MGE = 1)		0.1		V rms
		0.283		V p-p
MIC with 0 dB Gain (MGE $= 0$)		1		V rms
		2.83		V p-p
Input Impedance*		17		kΩ
Input Capacitance*		15		pF

PROGRAMMABLE GAIN AMPLIFIER—ADC

Parameter	Min	Тур	Max	Units
Step Size (0 dB to 22.5 dB) (All Steps T ested)		1.5		dB
PGA Gain Range Span		22.5		dB

CD, LINE, MICROPHONE, SYNTHESIZER, AND VIDEO INPUT ANALOG GAIN/ATTENUATORS/MUTE AT LINE OUTPUT

Parameter	Min	Тур	Max	Units
CD, LINE, MIC, SYNTH, VID				
Step Size: (All Steps T ested)				
+12 dB to -34.5 dB		1.5		dB
Input Gain/Attenuation Range		46.5		dB
PHONE IN				
Step Size 0 dB to -45 dB: (All Steps T ested)		3.0		dB
Input Gain/Attenuation Range		45		dB

REV. A -3-

DIGITAL DECIMATION AND INTERPOLATION FILTERS*

Parameter	Min Ty	ур Мах	Units
Audio Passband	0	$0.4 \times F_{S}$	Hz
Audio Passband Ripple		±0.09	dB
Audio Transition Band	$0.4 \times F_S$	$0.6 \times F_S$	Ηz
Audio Stopband	$0.6 \times F_S$	∞	Ηz
Audio Stopband Rejection	82		dB
Audio Group Delay		12/F _S	sec
Group Delay Variation Over Passband		0.0	μs

ANALOG-TO-DIGITAL CONVERTERS

Parameter	Min	Тур	Max	Units
Resolution		16		Bits
Signal-to-Noise Ratio (SNR) (A-Weighted, Referenced to Full Scale)		82	80	dB
Total Harmonic Distortion (THD) (Referenced to Full Scale)		0.011	0.015	%
, , , , , , , , , , , , , , , , , , , ,		-79	-76.5	dB
Audio Dynamic Range (-60 dB Input THD+N Referenced to				
Full-Scale, A-Weighted)	79	82		dB
Audio T H D +N (Referenced to Full-Scale)			0.019	%
·		-76	-74.5	dB
Signal-to-Intermodulation Distortion* (CCIF M ethod)		82		dB
ADC Crosstalk*				
Line Inputs (Input L, Ground R, Read R; Input R, Ground L Read L)		-95	-80	dB
Line to MIC (Input LINE, Ground and Select MIC, Read ADC)		-95	-80	dB
Line to SYNTH		-95	-80	dB
Line to CD		-95	-80	dB
Line to VID		-95	-80	dB
Gain Error (Full-Scale Span Relative to Nominal Input Voltage)			± 10	%
Interchannel Gain Mismatch (Difference of Gain Errors)			±1	dB
ADC Offset Error	-22		+15	mV

DIGITAL-TO-ANALOG CONVERTERS

Parameter	Min	Тур	Max	Units
Resolution		16		Bits
Signal-to-Noise Ratio (SNR) (A-Weighted)		83	79	dB
Total Harmonic Distortion (THD)		0.006	0.009	%
(,		-85	-80.5	dB
Audio Dynamic Range (-60 dB Input THD+N Referenced to				
Full Scale, A-Weighted)	79	82		dB
Audio THD +N (Referenced to Full Scale)		0.013	0.017	%
, , , , , , , , , , , , , , , , , , , ,		-78	-75.5	dB
Signal-to-Intermodulation Distortion* (CCIF M ethod)		95		dB
Gain Error (Full-Scale Span Relative to Nominal Input Voltage)			±10	%
Interchannel Gain Mismatch (Difference of Gain Errors)			+0.5	dB
DAC Crosstalk* (Input L, Zero R, M easure R OUT;				
Input R, Zero L, M easure L OUT)			-80	dB
Total Out-of-Band Energy (M easured from $0.6 \times F_s$ to 100 kHz				
at LOUT and ROUT)*			-45	dB
Audible Out-of-Band Energy (M easured from $0.6 \times F_S$ to 20 kHz				
at L OUT and R OUT)*			-75	dB

MASTER VOLUME ATTENUATORS (L_OUT AND R_OUT, PHONE_OUT)

Parameter	Min	Тур	Max	Units
M aster Volume Step Size (0 dB to -46.5 dB)		1.5		dB
M aster Volume Output Attenuation Range Span		46.5		dB
M ute Attenuation of 0 dB Fundamental*			-80	dB

-4- REV. A

DIGITAL MIX ATTENUATORS*

Parameter	Min	Тур	Max	Units
Step Size: I ² S (0), I ² S (1), M usic, ISA		1.505		dB
Digital Mix Attenuation Range Span		94.8		dB

ANALOG OUTPUT

Parameter	Min	Тур	Max	Units
Full-Scale Output Voltage (at L OUT, R OUT, PHONE OUT)		2.8		V p-p
Output Impedance*			570	Ω
External Load Impedance*	10			kΩ
Output Capacitance*		15		pF
External Load Capacitance			100	pF
V _{REFX} *	2.10	2.25	2.40	V
V _{REFX} Current Drive*		100		μΑ
V _{REFX} Output Impedance*		6.5		kΩ
M aster Volume M ute Click (M uted Analog M ixers), M uted				
Output Minus Unmuted Output at 0 dB		±5		mV

SYSTEM SPECIFICATIONS*

Parameter	Min	Тур	Max	Units
System Frequency Response Ripple (Line In to Line Out) Differential Nonlinearity			1.0 +1	dB LSB
Phase Linearity Deviation			5	D egrees

STATIC DIGITAL SPECIFICATIONS

Parameter	Min	Тур	Max	Units
High L evel Input Voltage (V _{IH})	2			V
XTALI	2.4			V
Low Level Input Voltage (V _{II})			0.8	V
High L evel Output Voltage (V_{OH}) , $I_{OH} = 8 \text{ mA} \uparrow$	2.4			V
Low Level Output Voltage (V_{OL}) , $I_{OL} = 8 \text{ mA}$			0.4	V
Input Leakage Current	-10		+10	μА
Output Leakage Current	-10		+10	μA

POWER SUPPLY

Parameter	Min	Тур	Max	Units
Power Supply Range—Analog	4.75		5.25	V
Power Supply Range—Digital	4.75		5.25	V
Power Supply Current			221	mA
Power Dissipation			1105	mW
Analog Supply Current			51	mA
Digital Supply Current			170	mA
Analog Power Supply Current—Power-Down			2	mA
Digital Power Supply Current—Power-Down			24	mA
Analog Power Supply Current—RESET			0.2	mA
Digital Power Supply Current—RESET			10	mA
Power Supply Rejection (100 mV p-p Signal on Both Analog and Digital				
Supply Pins, M easured at ADC and Line Outputs)		40		dB

CLOCK SPECIFICATIONS*

Parameter	Min	Тур	Max	Units
Input Clock Frequency Recommended Clock Duty Cycle Power-U p Initialization Time	25	33 50	75 500	MHz % ms

REV. A -5-

TIMING PARAMETERS (Guaranteed Over Operating Temperature Range)

Parameter	Symbol	Min	Тур	Max	Units
TOW/TOR Strobe Width	t _{ST W}	100			ns
IOW/IOR Rising to IOW/IOR Falling	t _{BWDN}	80			ns
Write Data Setup to $\overline{\mathrm{IOW}}$ Rising	t _{wosu}	10			ns
IOW Falling to Valid Read Data	t _{RDDV}			40	ns
AEN Setup to IOW/IOR Falling	t _{AESU}	10			ns
AEN Hold from IOW/IOR Rising	t _{AEHD}	0			ns
Adr Setup to IOW/IOR Falling	t _{ADSU}	10			ns
Adr Hold from IOW/IOR Rising	t _{ADHD}	0			ns
DACK Rising to IOW/IOR Falling	t _{DKSU}	20			ns
Data Hold from IOR Rising	t _{DHD1}			2	ns
D ata Hold from $\overline{\text{IOW}}$ Rising	t _{DHD2}	15			ns
DRQ Hold from IOW/IOR Falling	t _{DRHD}			25	ns
DACK Hold from IOW/IOR Rising	t _{DKHD}	10			ns
Data [SDI] Input Setup Time to SCLK*	t _s	15			ns
Data [SDI] Input Hold Time from SCLK*	t _H	10			ns
Frame Sync [SDFS] H I Pulse Width*	t _{FSW}		80		ns
Clock [SCLK] to Frame Sync [SDFS]					
Propagation Delay*	t _{PD}			15	ns
Clock [SCLK] to Output Data [SDO] Valid*	t _{DV}			15	ns
RESET Pulse Width	t _{RPWL}	100			ns
BCLK HI Pulse Width	t _{DBH}	25			ns
BCLK LO Pulse Width	t _{DBL}	25			ns
BCLK Period	t _{DBP}	50			ns
LRCLK Setup	t _{DLS}	5			ns
SDATA Setup	t _{DDS}	5			ns
SDATA Hold	t _{DDH}	5			ns

-6-

NOTES

*G uaranteed, not tested.

†All ISA pins MIDI_OUT IOL = 24 mA. Refer to pin description for individual output drive levels.

Specifications subject to change without notice.




Figure 1. PIO Read Cycle





Figure 2. PIO Write Cycle






Figure 6. DSP Port Timing




Figure 4. DMA Write Cycle




Figure 7. I²S Serial Port Timing




Figure 5. Codec Transfers




Figure 8. Reset Pulse Width

REV. A -7-

ABSOLUTE MAXIMUM RATINGS*

Parameter	Min	Max	Units
Power Supplies			
Digital (V _{DD})	-0.3	6.0	V
Analog (V _{CC})	-0.3	6.0	V
Input Current (Except Supply Pins)		± 10.0	mA
Analog Input Voltage (Signal Pins)	-0.3	$V_{CC} + 0.3$	V
Digital Input Voltage (Signal Pins)	-0.3	$V_{DD} + 0.3$	V
Ambient Temperature (Operating)	0	+70	°C
Storage T emperature	-65	+150	°C

^{*}Stresses greater than those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ENVIRONMENTAL CONDITIONS

Ambient Temperature Rating:

$$\begin{split} T_{AMB} &= T_{CASE} - (PD \times \theta_{CA}) \\ T_{CASE} &= C \text{ ase } T \text{ emperature in } ^{\circ}C \end{split}$$

PD = Power Dissipation in W

 $\theta_{CA} = T$ hermal Resistance (C ase-to-Ambient)

 $\theta_{IA} = T \text{ hermal Resistance (Junction-to-Ambient)}$

 $\theta_{IC} = T$ hermal Resistance (Junction-to-C ase)

Package	θ _{JA}	θ _{JC}	θ_{CA}
PQFP	35.1°C/W	7°C /W	28°C/W
TOFP	35.3°C/W	8°C /W	27.3°C/W

ORDERING GUIDE

Model	Temperature	Package	Package
	Range	Description	Option*
AD 1816AJS	0°C to +70°C	100-Lead PQFP	S-100
AD 1816AJST	0°C to +70°C	100-Lead TQFP	ST-100

^{*}S = Plastic Quad Flatpack; ST = Thin Quad Flatpack. JST package option availability subject to 10,000 PC minimum order quantity.

CAUTION.


ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the AD 1816A features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.

The AD 1816A latchup immunity has been demonstrated at $\geq +100 \text{ mA/}-80 \text{ mA}$ on all pins when tested to Industry Standard/JEDEC methods.



REV. A -8-


PIN CONFIGURATION 100-Lead PQFP (S-100)



NC = NO CONNECT

REV. A _9_

PIN CONFIGURATION 100-Lead TQFP (ST-100)



NC = NO CONNECT

-10- REV. A

PIN FUNCTION DESCRIPTIONS

Analog Signals (All Inputs must be AC-Coupled)

Pin Name	PQFP	TQFP	I/O	Description
MIC	44	42	I	Microphone Input. The MIC input may be either line-level or -20 dB from line-level (the difference being made up through a software controlled 20 dB gain block). The mono MIC input may be sent to the left and right channel of the ADC for conversion, or gained/attenuated from +12 dB to -34.5 dB in 1.5 dB steps and then summed with left and right line OUT before the Master Volume stage.
L_LINE	42	40	I	Left Line-Level Input. The left line-level input may be sent to the left channel of the ADC; gained/attenuated from $+12$ dB to -34.5 dB in 1.5 dB steps and then summed with left line OUT (L_OUT).
R_LINE	41	39	I	Right Line-Level Input. The right line-level input may be sent to the right channel of the ADC; gained/attenuated from +12 dB to -34.5 dB in 1.5 dB steps and then summed with right line OUT (R_OUT).
L_SYNTH	46	44	I	L eft Synthesizer Input. The left MIDI upgrade line-level input may be sent to the left channel of the ADC; gained/attenuated from +12 dB to -34.5 dB in 1.5 dB steps and then summed with left line OUT (L_OUT).
R_SYNTH	45	43	1	Right Synthesizer Input. The right MIDI upgrade line-level input may be sent to the right channel of the ADC; gained/attenuated from +12 dB to -34.5 dB in 1.5 dB steps and then summed with right line OUT (R_OUT).
L_CD	48	46	1	Left CD Line-Level Input. The left CD line-level input may be sent to the left channel of the ADC; gained/attenuated from +12 dB to -34.5 dB in 1.5 dB steps and then summed with left line OUT (L_OUT).
R_CD	47	45	I	Right CD Line-Level Input. The right CD line-level input may be sent to the right channel of the ADC; gained/attenuated from $+12$ dB to -34.5 dB in 1.5 dB steps and then summed with right line OUT (R_OUT).
L_VID	32	30	I	L eft Video Input. The left audio track for a video line-level input may be sent to the left channel of the ADC; gained/attenuated from $+12$ dB to -34.5 dB in 1.5 dB steps and then summed with left line OUT (L_OUT).
R_VID	31	29	I	Right Video Input. The right audio track for a video line-level input may be sent to the right channel of the ADC; gained/attenuated from \pm 12 dB to \pm 34.5 dB in 1.5 dB steps and then summed with right line OUT (R_OUT).
L_OUT	30	28	0	Left Output. Left channel line-level post-mixed output. The final stage passes through the Master Volume block and may be attenuated 0 dB to -45 dB in 1.5 dB steps.
R_OUT	29	27	0	Right Output. Right channel line-level post-mixed output. The final stage passes through the M aster Volume block and may be attenuated 0 dB to -45 dB in 1.5 dB steps.
PHONE_IN	43	41	1	Phone Input. Line-level input from a DAA/modem chipset.
PHONE_OUT	28	26	0	Phone Output. Line-level output from a DAA/modem chipset.
RX3D	26	24	0	Phat Stereo Phase Expander filter network, resistor pin.
C X 3D	27	25	1	Phat Stereo Phase Expander filter network, capacitor pin.

REV. A -11-

Parallel Interface (All Outputs are 24 mA Drivers)

Pin Name	PQFP	TQFP	I/O	Description
PC_D[7:0]	85-88, 91-94	83-86, 89-92	I/O	Bidirectional ISA Bus PC Data, 24 mA drive. Connects the AD 1816A to the low byte data on the bus.
IRQ (x)*	75-81, 83	73-79, 81	0	Host Interrupt Request, 24 mA drive. IRQ (3)/IRQ (9), IRQ (5), IRQ (7), IRQ (9)/IRQ (14), IRQ (10)/IRQ (4), IRQ (11)/IRQ (9)/IRQ (4), IRQ (12)/IRQ (13), IRQ (15)/IRQ (11). Active HI signals indicating a pending interrupt.
DRQ (x)	72-74	70-72	0	DMA Request, 24 mA drive. DRQ (0), DRQ (1), DRQ (3). Active HI signals indicating a request for DMA bus operation.
PC_A[15:0]	4-19	2-17	1	ISA Bus PC Address. Connects the AD 1816A to the ISA bus address lines.
AEN	20	18	1	Address Enable. Low signal indicates a PIO transfer.
DACK (x)	59-61	57-59	ı	DMA Acknowledge. DACK (0), DACK (1), DACK (3). Active LO signal indicating that a DMA operation can begin.
ĪOR	22	20	I	I/O Read. Active LO signal indicates a read operation.
$\overline{\text{IOW}}$	21	19	I	I/O Write. Active HI signal indicates a write operation.
RESET	25	23	I	Reset. Active HI.

Game Port

Pin Name	PQFP	TQFP	I/O	Description
A_1	50	48	ı	Game Port A, Button #1.
A_2	49	47	1	Game Port A, Button #2.
A_X	54	52	1	Game Port A, X-Axis.
A_Y	53	51	1	Game Port A, Y-Axis.
B_1	52	50	1	Game Port B, Button #1.
B_2	51	49	1	Game Port B, Button #2.
B_X	56	54	1	Game Port B, X-Axis.
B_Y	55	53	1	Game Port B, Y-Axis.

MIDI Interface Signal (24 mA Drivers)

Pin Name	PQFP	TQFP	I/O	Description
MIDI_IN	66	64	I	RXD MIDI Input. This pin is typically connected to Pin 15 of the game port connector.
MIDI_OUT	67	65	0	TXD MIDI Output. This pin is typically connected to Pin 12 of the game port connector.

-12- REV. A

Muxed Serial Ports (8 mA Drivers)

Pin Name	PQFP	TQFP	I/O	Description
I ² S(0)_BCLK*	3	1	ı	I ² S (0) Bit Clock.
I ² S(0)_LRCLK*	2	100	ı	I ² S (0) Left/Right Clock.
$I^2S(0)_DATA^*$	1	99	ı	I ² S (0) Serial D ata Input.
$I^2S(1)_BCLK*$	82	80	ı	I ² S (1) Bit Clock.
$I^2S(1)_LRCLK*$	83	81	I	I ² S (1) Left/Right Clock.
$I^2S(1)_DATA*$	81	79	I	I ² S (1) Serial D ata Input.
SPORT_SDI*	100	98	I	Serial Port Digital Serial Input.
SPORT_SCLK*	97	95	0	Serial Port Serial Clock.
SPORT_SDFS*	98	96	0	Serial Port Serial Data Frame Synchronization.
SPORT_SDO*	99	97	0	Serial Port Serial Data Output.

Miscellaneous Analog Pins

Pin Name	PQFP	TQFP	I/O	Description
V _{REF_X}	36	34	0	Voltage Reference. N ominal 2.25 volt reference available for dc-coupling and level-shifting. V_{REF_X} should not be used to sink or source signal current. V_{REF_X} should be bypassed with 10 μ F and 0.1 μ F parallel capacitors.
V_{REF}	35	33	I	Voltage Reference Filter. Voltage reference filter point for external bypassing only. V_{REF} should be bypassed with 10 μF and 0.1 μF parallel capacitors.
L_FILT	38	36	I	L eft C hannel Filter. R equires a 1.0 μF to analog ground for proper operation.
R_FILT	37	35	I	Right C hannel Filter. Requires a 1.0 μF to analog ground for proper operation.
L_AAFILT	40	38	I	Left Channel Antialias Filter. This pin requires a 560 pF NPO capacitor to analog ground for proper operation.
R_AAFILT	39	37	I	Right Channel Antialias Filter. This pin requires a 560 pF NPO capacitor to analog ground for proper operation.

Crystal Pin

Pin Name	PQFP	TQFP	I/O	Description
XTALO	64	62	0	33 M H z C rystal O utput. If no C rystal is present leave X T A L O unconnected.
XTALI	63	61	I	33 M H z Clock. When using a crystal as a clock source, the crystal should be connected between the XTALI and XTALO pins. Clock input may be driven into XTALI in place of a crystal. When using an external clock, $V_{\rm IH}$ must be 2.4 V rather than the $V_{\rm IH}$ of 2.0 V specified for all other digital inputs.

External Logical Devices

Pin Name	PQFP	TQFP	I/O	Description
LD_IRQ*	100	98	I	Logical Device IRQ.
LD_DACK*	99	97	0	Logical Device DACK.
LD_DRQ*	98	96	I	Logical Device DRQ.
LD_SEL*	97	95	0	Logical Device Select.
MDM_SEL*	83	81	0	M odem C hip Set Select.
MDM_IRQ*	82	82	- 1	M odem Chip Set IRQ.
LD_SEL1*	69	67	0	Logical Device (1) Select.
PNPRST*	68	66	0	Plug and Play Reset.

REV. A -13-

Hardware Volume Pins

Pin Name	PQFP	TQFP	I/O	D escription
VOL_DN*	2, 99, 100	97, 98, 100	I	M aster Volume D own. M odifies output level on pins L_OUT and R_OUT. When asserted LO, decreases M aster Volume by 1.5 dB/sec. M ust be asserted at least 25 ms to be recognized. When asserted simultaneously with VOL_UP, output is muted. Output level modification reflected in indirect register [41].
VOL_UP*	1, 98	96, 99	I	M aster Volume Up. M odifies output level on pins L_OUT and R_OUT. When asserted LO, increases M aster Volume by 1.5 dB/sec. M ust be asserted at least 25 ms to be recognized. When asserted simultaneously with VOL_UP, output is muted. Output level modification reflected in indirect register [41].

Control Pins

	-			
Pin Name	PQFP	TQFP	I/O	Description
XCTL0*	68	66	0	External Control 0. The state of this pin (TTL HI or LO) is reflected in codec indexed register. This pin is an open drain driver.
PCLKO*	68	66	0	Programmable C lock O utput. This pin can be programmed to generate an output clock equal to F_S , $8 \times F_S$, $16 \times F_S$, $32 \times F_S$, $64 \times F_S$, $128 \times F_S$ or $256 \times F_S$. M PEG decoders typically require a master clock of $256 \times F_S$ for audio synchronization.
XCTL1*	69	67	0	External Control 1. The state of this pin (TTL HI or LO) is reflected in codec indexed register. Open drain, 8 mA active 0.5 mA pull-up resistor.
RING*	69	67	1	Ring Indicator. U sed to accept the ring indicator flag from the DAA.

Power Supplies

Pin Name	PQFP	TQFP	I/O	Description
V _{CC}	33	31	1	Analog Supply Voltage (+5 V).
GNDA	34	32	1	Analog Ground.
V_{DD}	23, 62, 71, 89, 95	21, 60, 69, 87, 93	1	Digital Supply Voltage (+5 V).
GND	3*, 24, 65, 70, 84, 90, 96, 99*, 100*	1*, 22, 63, 68, 82, 88, 94, 97*, 98*	I	Digital Ground.

Optional EEPROM Pins

Pin Name	PQFP	TQFP	I/O	Description
EE_CLK	58	56	0	EEPROM Clock. Open drain output, requires external pull-up.
EE_DATA	57	55	I/O	EEPROM Data. Open drain I/O, requires external pull-up.

^{*}The position of this pin location/function is dependent on the EEPROM data.

-14- REV. A

HOST INTERFACE

The AD 1816A contains all necessary ISA bus interface logic on chip. This logic includes address decoding for all onboard resources, control and signal interpretation, DMA selection and control logic, IRQ selection and control logic, and all interface configuration logic.

The AD 1816A supports a Type "F" DMA request/grant architecture for transferring data with the ISA bus through the 8-bit interface. The AD 1816A also supports DACK preemption. Programmed I/O (PIO) mode is also supported for control register accesses and for applications lacking DMA control. The AD 1816A includes dual DMA count registers for full-duplex operation enabling simultaneous capture and playback on separate DMA channels.

Codec Functional Description

The AD 1816A's full-duplex stereo codec supports business audio and multimedia applications. The codec includes stereo audio converters, complete on-chip filtering, MPC Level-2 and Level-3 compliant analog mixing, programmable gain and attenuation, variable sample rate converters, extensive digital mixing and FIFOs buffering the Plug and Play ISA bus interface.

Analog Inputs

The codec contains a stereo pair of $\Sigma\Delta$ analog-to-digital converters (ADC). Inputs to the ADC can be selected from the following analog signals: mono (PHONE_IN), mono microphone (MIC), stereo line (LINE), external stereo synthesizer (SYNTH), stereo CD ROM (CD), stereo audio from a video source (VID) and post-mixed stereo or mono line output (OUT).

Analog Mixing

PHONE_IN, MIC, LINE, SYNTH, CD and VID can be mixed in the analog domain with the stereo line OUT from the $\Sigma\Delta$ digital-to-analog converters (DAC). Each channel of the stereo analog inputs can be independently gained or attenuated from +12 dB to -34.5 dB in 1.5 dB steps, except for PHONE_IN, which has a range of 0 dB to -45 dB steps. The summing path for the mono inputs (MIC, and PHONE_IN to line OUT) duplicates mono channel data on both the left and right line OUT, which can also be gained or attenuated from +12 dB to -34.5 dB in 1.5 dB steps for MIC, and +0 dB to -45.0 dB in 3 dB steps for PHONE_IN. The left and right mono summing signals are always identical being gained or attenuated equally.

Analog-to-Digital Datapath

The selector sends left and right channel information to the programmable gain amplifier (PGA). The PGA following the selector allows independent gain for each channel entering the ADC from 0 dB to 22.5 dB in 1.5 dB steps.

F or supporting time correlated I/O echo cancellation, the ADC is capable of sampling microphone data on the left channel and the mono summation of left and right OUT on the right channel.

The codec can operate in either a global stereo mode or a global mono mode with left channel inputs appearing at both channels of the 16-bit $\Sigma\Delta$ converters. D at a can be sampled at the programmed sampling frequency (from 4 kHz to 55.2 kHz with 1 Hz resolution).

Digital Mixing and Sample Rates

The audio ADC sample rate and the audio DAC sample rates are completely independent. The AD 1816A includes a variable sample rate converter that lets the codec instantaneously change and process sample rates from 4 kHz to 55.2 kHz with a resolution of 1 Hz. The in-band integrated noise and distortion artifacts introduced by rate conversions are below –90 dB.

Up to four channels of digital data can be summed together and presented to the stereo DAC for conversion. Each digital channel pair can contain information encoded at a different sample rate. For example, 8 kHz .wav data received from the ISA interface, 48 kHz M PEG audio data received from I 2 S(0), digital 44.1 kHz CD data received from I 2 S(1) and internally generated 22.05 kHz music data may be summed together and converted by the DACs.

Digital-to-Analog Datapath

The internally generated music synthesizer data, PCM data received from the ISA interface, data received from the I 2 S(0) port and data received from the I 2 S(1) port, and the DSP serial port passes through an attenuation mute stage. The attenuator allows independent control over each digital channel, which can be attenuated from 0 dB to -94.5 dB in 1.5 dB steps before being summed together and passed to the DAC, or the channel may be muted entirely.

Analog Outputs and Phat Stereo

The analog output of the DAC can be summed with any of the analog input signals. The summed analog signal enters the M aster Volume stage where each channel L_OUT, R_OUT and PHONE_OUT may be attenuated from 0 dB to -46.5 dB in 1.5 dB steps or muted.

Analog Outputs and Phat Stereo

The AD 1816A includes AD I's proprietary Phat Stereo 3D phase enhancement technology, which creates an increased sense of spaciousness using two speakers. Our unique patented feedback technology enables superior control over the width and depth of the acoustic signals arriving at the human ear. The AD 1816A employs an electrical model of the speaker-to-ear path allowing precise control over a signal's phase at the ear. The Phat Stereo circuitry expands apparent sound images beyond the angle of the speakers by exploiting phase information in the audio signal and creating a more immersive listening experience.

Digital Data Types

The codec can process 16-bit twos complement PCM linear digital data, 8-bit unsigned magnitude PCM linear data and 8-bit μ -law or A-law companded digital data as specified in the control registers. The AD 1816A also supports AD PCM encoded in the Creative SoundBlaster AD PCM formats.

Host-Based Echo Cancellation Support

The AD 1816A supports time correlated I/O data format by presenting MIC data on the left channel of the ADC and the mono summation of left and right OUT on the right channel. The ADC sample rates are independent of the DAC sample rate allowing the AD 1816A to support ADC time correlated I/O data at 8 kHz and DAC data at any other sample rate in the range of 4 kHz to 55.2 kHz simultaneously.

Telephony Support

The AD 1816A contains a PHONE_IN input and a PHONE_OUT output. These pins are supplied so the AD 1816A may be connected to a modem chip set, a telephone handset or down-line phone.

WSS and SoundBlaster Compatibility

Windows Sound System software audio compatibility is built into the AD 1816A.

SoundBlaster emulation is provided through the SoundBlaster register set and the internal music synthesizer. SoundBlaster Proversion 3.02 functions are supported, including record and Creative SoundBlaster ADPCM .

Virtually all applications developed for SoundBlaster, Windows Sound System, AdLib and MIDI MPU-401 platforms run on the AD 1816A SoundPort Controller. Follow the same development process for the controller as you would for these other devices.

As the AD 1816A contains SoundBlaster (compatible) and Windows Sound System logical devices. You may find the following related development kits useful when developing AD 1816A applications.

D eveloper K it for SoundB laster Series, 2nd ed. © 1993, C reative Labs, Inc., 1901 M cC arthy Blvd., M ilpitas, CA 95035 M icrosoft W indows Sound System D river D evelopment K it (CD), V ersion 2.0, © 1993, M icrosoft C orp., O ne M icrosoft W ay, R edmond, WA 98052

The following reference texts can serve as additional sources of information on developing applications that run on the AD 1816A.


- S. De Furia & J. Scacciaferro, The MIDI Implementation Book, (© 1986, Third Earth, Pompton Lake)
- C. Petzold, Programming Windows: the Microsoft guide to writing applications for Windows 3.1, 3rd. ed., (© 1992, Microsoft Press, Redmond)
- A . Stolz, The SoundBlaster Book, (@ 1993, Abacaus, Grand Rapids)
- J. Strawn, Digital Audio Engineering, An Anthology, (© 1985, Kaufmann, Los Altos)
- Y amamoto, MIDI Guidebook, 4th. ed., (© 1987, 1989, Roland Corp.)

Multimedia PC Capabilities

The AD 1816A is M PC-2 and M PC-3 compliant. This compliance is achieved through the AD 1816A's flexible mixer and the embedded chip resources.

Music Synthesis

The AD1816A includes an embedded music synthesizer that emulates industry standard OPL3 FM synthesizer chips and delivers 20 voice polyphony. The internal synthesizer generates digital music data at 22.05 kHz and is summed into the DACs digital data stream prior to conversion. To sum synthesizer data with the ADC output, the ADC must be programmed for a 22.05 kHz sample rate.



The synthesizer is a hardware implementation of Eusynth-1+ code that was developed by Euphonics, a research and development company that specializes in audio processing and electronic music synthesis.

Wavetable MIDI Inputs

The AD 1816A has a dedicated analog input for receiving an analog wavetable synthesizer output. Alternatively, a wavetable synthesizer's I²S formatted digital output can be directly connected to one of the AD 1816A's I²S serial ports. Digital wavetable data from the AD 1816A's I²S port may be summed with other digital data streams being handled by the AD 1816A and then sent to the 16-bit $\Sigma\Delta$ D AC .

MIDI

The primary interface for communicating MIDI data to and from the host PC is the compatible MPU-401 interface that operates only in UART mode. The MPU-401 interface has two built-in FIFOs: a 64-byte receive FIFO and a 16-byte transmit FIFO.

Game Port

An IBM -compatible game port interface is provided on chip. The game port supports up to two joysticks via a 15-pin D-sub connector. Joystick registers supporting the Microsoft Direct Input standard are included as part of the codec register map. The AD 1816A may be programmed to automatically sample the game port and save the value in the Joystick Position Data Register. When enabled, this feature saves up to 10% CPU MIPS by off-loading the host from constantly polling the joystick port.

Volume Control

The registers that control the M aster Volume output stage are accessible through the ISA Bus. M aster Volume output can also be controlled through a 2-pin hardware interface. One pin is used to increase the gain, the other pin attenuates the output and both pins together entirely mute the output. Once muted, any further activity on these pins will unmute the AD 1816A's output.

Plug and Play Configuration

The AD 1816A is fully Plug and Play configurable. For mother-board applications, the built-in Plug and Play protocol can be disabled with a software key providing a back door for the BIOS to configure the AD 1816A's logical devices. For information on the Plug and Play mode configuration process, see the Plug and Play ISA Specification Version 1.0a (M ay 5, 1994). All the AD 1816A's logical devices comply with Plug and Play resource definitions described in the specification.

The AD 1816A may alternatively be configured using an optional Plug and Play Resource ROM. When the EEPROM is present, some additional AD 1816A muxed-pin features become available. For example, pins that control an external modem logical device are muxed with the DSP serial port. Some of these pin option combinations are mutually exclusive (see Appendix A for more information).

REFERENCES

The AD 1816A also complies with the following related specifications; they can be used as an additional reference to AD 1816A operations beyond the material in this data sheet.

Plug and Play ISA Specification, Version 1.0a, © 1993, 1994, Intel Corp. & Microsoft Corp., One Microsoft Way, Redmond, WA 98052

M ultimedia PC L evel 2 Specification, © 1993, M ultimedia PC M arketing C ouncil, 1730 M St. NW, Suite 707, Washington, DC 20036

MIDI 1.0 Detailed Specification & Standard MIDI Files 1.0, © 1994, MIDI M anufacturers Association, PO Box 3173 La Habra, CA 90632-3173

R ecommendation G.711-Pulse Code M odulation (PCM) Of Voice F requencies (μ -Law & A-Law Companding), The International T elegraph and T elephone Consultative Committee IX Plenary Assembly Blue Book, Volume III - Fascicle III.4, General Aspects Of Digital Transmission Systems; Terminal Equipment's, Recommendations G.700 - G.795, (Geneva, 1988), ISBN 92-61-03341-5

-16- REV. A

SERIAL INTERFACES

I2S Serial Ports

The two I²S serial ports on the AD 1816A accept serial data in the following formats: Right-Justified, I²S-Justified and Left-Justified.

Figure 9 shows the right-justified mode. LRCLK is HI for the left channel and LO for the right channel. Data is valid on the rising edge of the BCLK. The MSB is delayed 16-bit clock periods from an LRCLK transition, so that when there are 64 BCLK periods per LRCLK period, the LSB of the data will be right-justified to the next LRCLK transition.




Figure 9. Serial Interface Right-J ustified Mode

Figure 10 shows the I²S-justified mode. LRCLK is LO for the left channel and HI for the right channel. Data is valid on the rising edge of BCLK. The MSB is left-justified to an LRCLK transition, but with a single BCLK period delay.




Figure 10. Serial Interface I²S-I ustified Mode

Figure 11 shows the left-justified mode. LRCLK is HI for the left channel and LO for the right channel. Data is valid on the rising edge of BCLK. The MSB is left-justified to an LRCLK transition, with no MSB delay.




Figure 11. Serial Interface Left-I ustified Mode

Bidirectional DSP Serial Interface

The AD1816A SoundPort Controller transmits and receives both data and control/status information through its DSP serial interface port (SPORT). The AD1816A is always the bus master and supplies the frame sync and the serial clock. The AD1816A has four pins assigned to the SPORT: SDI, SDO, SDFS and SCLK. The SPORT has two operating modes: monitor and intercept. The SPORT always monitors the various data streams being processed by the AD1816A. In intercept mode, any of the digital data streams can be manipulated by the DSP before reaching the final ADC or DAC stages.

The SDI and SDO pins handle the serial data input and output of the AD 1816A. Communication in and out of the AD 1816A requires that bits of data be transmitted after a rising edge of SCLK and sampled on the falling edge of SCLK. The SCLK frequency is always 11 MHz (or 1/3 or XTALI).

DSP Serial Port Interface time slots are mapped as shown in Table I.

REV. A -17-

Table I. DSP Port Time Slot Map

Time Slot	SDI Pin	SDO Pin
0	Control Word Input	Status Word Output
1	Control Register Data Input	Control Register Data Output
2	* SS/SB ADC Right Input (to ISA)	SS/SB ADC Right Output (from Codec)
3	* SS/SB ADC Left Input (to ISA)	SS/SB ADC Left Output (from Codec)
4	* SS/SB DAC Right Input (to Codec)	SS/SB DAC Right Output (from ISA)
5	* SS/SB DAC Left Input (to Codec)	SS/SB DAC Left Output (from ISA)
6	* FM DAC Right Input (to Codec)	FM DAC Right Output (from FM Synth Block)
7	* FM DAC Left Input (to Codec)	FM DAC Left Output (from FM Synth Block)
8	* I ² S (1) DAC Right Input (to Codec)	I ² S (1) DAC Right Output (from I ² S Port (1))
9	* I ² S (1) DAC Left Input (to Codec)	I ² S (1) DAC Left Output (from I ² S Port (1))
10	* I ² S (0) DAC Right Input (to Codec)	I ² S (0) DAC Right Output (from I ² S Port (0))
11	* I ² S (0) DAC Left Input (to Codec)	I ² S (0) DAC Left Output (from I ² S Port (0))

^{*}T his data is ignored by the AD 1816A unless the channel pair is in intercept mode (see below).

At start-up (after pin reset), there are exactly 12 time slots per frame. The frame rate will be 57,291 and 2/3 Hz (11 M Hz sclk/ [16 bits × 12 slots]). Interfacing with an Analog D evices 21xx family DSP can be achieved by putting the ADSP-21xx in 24 slot per frame mode, where the first 12 and second 12 slots in the ADSP-21xx frame are identical.

The frame rate can be changed from its default by a write to the DFS(2:0) bits in register 33. Rate choices are: Maximum (57,291 and 2/3 Hz default), SS capture rate, SS playback rate, FM rate, I2S Port (1) rate, or I2S Port (0) rate. When the frame rate is less than 57,261 and 2/3 Hz, extra SCLK periods are added to fill up the time. The number of SCLK periods added will vary somewhat from frame to frame.

To control the sample data flow of each channel through the DSP Port, valid input, valid output and request bits are located in the control and status words. If the specified channel sample rate is equal to the frame rate, these bits may be ignored since they will always be set to "1."

By default, the DSP serial port allows only codec sample data I/O to be monitored. Intercept modes must be enabled to make substitutions in sample data flow to and from the codec. There are five bits in SS register 33, which enable intercept mode for SS capture, SS playback, FM playback, I²S Port (1) playback and I²S Port (0) playback.

Control Word Input (Slot 0 SDI)

IS0VI

15	14	13	12	11	10	9	8
FCLR	RES	RES	SSCVI	SSPVI	FMVI	IS1VI	IS0VI
7	6	5	4	3	2	1	0
ALIVE	R/W			IA[5:0]			

IA [5:0]	Indirect Register Address. Sound System Indirect Register Address defines the address of indirect registers shown
	in Table VI

Read/Write request. Either a read from or a write to an SS indirect register occurs every frame. Setting this bit ini-R/W tiates an SS indirect register read while clearing this bit initiates an SS indirect register write.

DSP port alive bit. When set, this bit indicates to the power-down timer that the DSP port is active. When cleared, ALIVE this bit indicates that the DSP port is inactive.

> I²S Port 0 Substitution Data Input Valid Flag. This bit is ignored if: (1) Intercept mode is not enabled for the I²S port 0 channel pair, or (2) The AD 1816A did not request data from the I²S port 0 channel pair in the previous frame. Otherwise, setting this bit indicates that slots 10 and 11 contain valid right and left I2S Port 0 substitution

data. When this bit is cleared, data in slots 10 and 11 is ignored.

IS1VI I²S Port 1 Substitution D ata Input Valid Flag. This bit is ignored if: (1) Intercept mode is not enabled for I²S port 1 channel pair or (2) The AD 1816A did not request data from the I²S port channel pair in the previous frame.

Otherwise, setting this bit indicates that Slots 8 and 9 contain valid right and left I²S Port 1 substitution data.

When this bit is cleared, data in slots 8 and 9 is ignored.

FM Synthesis Substitution Data Input Valid Flag. This bit is ignored if: (1) Intercept mode is not enabled for the FM VI FM synthesis channel pair or (2) The AD 1816A did not request data from the FM synthesis channel pair in the previous frame (see the FMRQ Bit 9 in the status word output). Otherwise, setting this bit to 1 indicates that slots 6 and 7 contain valid right and left FM synthesis channel substitution data. When this bit is reset to 0, data in slots 6 and 7 is ignored.

-18-

SS = Sound System M ode

SB = SoundBlaster M ode

SSPVI

SS/SB Playback Substitution D ata Input Valid Flag. This bit is ignored if: (1) Intercept mode is not enabled for SS/SB playback or (2) The AD 1816A did not request data for SS/SB playback in the previous frame (see the SSPRQ bit in the Status Word Output). Otherwise, setting this bit indicates that Slots 4 and 5 contain valid right and left SS/SB playback substitution data. If in "capture rate equal to playback rate" mode, setting this bit also indicates that valid capture substitution data is being sent to the AD 1816A. If not in modem mode, right and left channel capture substitution data is accepted in Slots 2 and 3 respectively. If in modem mode, only mono capture substitution data is accepted in slots 2 and 3. When this bit is cleared, data in all slots controlled by this bit, as defined above, is ignored.

SSCVI

SS/SB Capture Substitution D ata Input Valid F lag. T his bit is ignored if: (1) Intercept mode is not enabled for SS/SB capture or (2) T he AD 1816A did not request data for SS/SB capture in the previous frame (see the SSCRQ bit in the Status W ord O utput). O therwise, setting this bit indicates that valid SS/SB capture substitution data is being sent to the AD 1816A. If not in modem mode, or DSP port or ISA bus based, right and left channel capture data is accepted in Slots 2 and 3 respectively. If in modem mode, only mono capture substitution data is accepted in Slot 3, because Slot 2, which is mapped to the right capture channel, is being used for modem. T his mono data will, however, be sent to both left and right ISA SS/SB capture channels. When this bit is cleared, data in Slots 3 and 2 is ignored.

RES

Reserved: To ensure future compatibility write "0" to all reserved bits.

FCLR

M_B0

DSP Port Clear Status Flag. When this bit is set, (write 1), the PNPR and PDN flag bits in the status word (Bits 15 and 14 of slots 0 SDO) are cleared. When this bit is cleared, (writing a 0), it has no effect on PNPR and PDN and preserves them in the previous states.

Status Word Output (Slot 0 SDO)

15	14	13	12	11	10	9	8
PDN	PNPR	RES	SSCVO	SSPVO	FMVO	IS1VO	IS0VO
7	6	5	4	3	2	1	0
MB1	М ВО	RES	SSCRO	SSPRO	FMRO	IS1RO	ISORO

ISORQ I²S Port (0) Input Request Flag. This bit is set if intercept mode is enabled for I²S Port (0) and its four-word stereo input buffer is not full.

IS1RQ I²S Port (1) Input Request Flag. This bit is set if intercept mode is enabled for I²S Port (1) and its four-word stereo input buffer is not full.

FMRQ FM Synthesis Input Request Flag. This bit is set if intercept mode is enabled for FM synthesis and its four-word stereo input buffer is not full.

SSPRQ SS/SB Playback Input Request Flag. This bit is set if intercept mode is enabled for SS/SB playback and its fourword stereo input buffer is not full.

SSCRQ SS/SB Capture Input Request Flag. This bit is set if intercept mode is enabled for SS/SB capture and its four-word stereo input buffer is not full.

M ailbox 0 Status F lag. T his bit is set if the most recent action to SS indirect register 42 (DSP port M ail Box 1) was a write, and is cleared if the most recent action was a read. The status of this bit is also reflected in SS indirect register 33. It may be used as a handshake bit to facilitate communication between a DSP on the DSP port and a host CPU on the ISA bus.

M B1 M ailbox 1 Status Flag. This bit is set if the most recent action to SS indirect register 43 (DSP port M ail Box 1) was a write and is cleared if the most recent action was a read. The status of this bit is also reflected in SS indirect register 33. It may be used as a handshake bit to facilitate communication between a DSP on the DSP port and a host CPU on the ISA bus.

ISOVO I²S Port 0 Valid Out. This bit is set if Slots 10 and 11 contain valid right and left I²S Port 0 data.

IS1V1 I²S Port 1 Valid Out. This bit is set if Slots 8 and 9 contain valid right and left I²S Port 1 data.

FM VO FM Synthesis Valid Out. This bit is set if Slots 6 and 7 contain valid left and right FM synthesis data.

SSPVO SS/SB Playback Valid Out. This bit is set if Slots 4 and 5 contain valid right and left SS/SB playback data.

SSCVO SS/SB Capture Valid Out. This bit is set if valid SS/SB capture data is being transmitted. If not in a modem mode, Slots 2 and 3 will contain valid right and left SS/SB capture data. If in modem mode, only Slot 3 will contain valid left SS/SB capture data as Slot 2 and the ADC right channel are used by the modem.


PNPR

Plug and Play Reset flag. This bit is set by an AD1816A reset (RESETB pin asserted LOW) or by a Plug and Play reset command. This bit is cleared by the assertion of the FCLR bit in the control word. While this bit is set, all attempts to write an SS indirect register via the DSP port will be ignored and fail. This is to ensure that Plug and Play resets are immediately applied to the application running on the DSP, without requiring them to continuously poll the Plug and Play reset status bit. During the frame in which this bit is cleared (by asserting FCLR), an attempt to write an SS indirect register will succeed. If the FCLR bit is continuously asserted, writes to indirect registers via the DSP port will always be enabled. A Plug and Play reset command will set this PNPR bit HIGH during at least one frame.

PDN

Power-Down flag. This bit is set by an AD1816A reset (RESETB pin asserted LOW), or by an AD1816A power-down. Before an AD1816A power-down sequence shuts down the DSP port, at least one frame will be sent with this bit set. This bit can be cleared by the assertion of the FCLR (DSP port status clear) bit in the control word, providing the AD1816A is no longer in power-down.

The SDFS pin is used for the serial interface frame synchronization. New frames are marked by a one SCLK duration HI pulse, driven out on SDFS, one serial clock period before the frame begins. Upon initializing, there are exactly 12 time slots per frame and 16 bits per time slot. The frame rate is 57,291 and 2/3 Hz (11 MHz SCLK /(16 bits \times 12 slots)). The frame rate can also be changed from the default value by reprogramming the rate in registers. The frame rate can run at the default rate or be programmed to match the modem sample rate, ADC capture rate, DAC playback rate, music sample rate, I²S(1) sample rate or I²S(0) sample rate. When the frame rate is not equivalent to the sample rate, Valid Out, Request In and Valid In bits are used to control the sample data flow. When the frame rate is equivalent to the sample rate, Valid and Request bits can be ignored.






Figure 13. DSP Serial Interface (User Programmed Frame Rate)

Figure 14 illustrates the flexibility of the DSP Serial Port interface. This port can monitor or intercept any of the digital streams managed by the AD1816A. Any ADC or DAC data stream can be intercepted by the port, shipped to an external DSP or ASIC manipulated, and returned to any DAC summing path or to the ADC.




Figure 14. DSP Serial Port

ISA INTERFACE AD 1816A Chip Registers

Table II, Chip Register Diagram, details the AD 1816A direct register set available from the ISA Bus. Prior to any accesses by the host, the PC I/O addressable ports must be configured using the Plug and Play Resources.

Table II. Chip Register Diagram

Register Type-Register Name	Register PC I/O Address
Plug and Play	0.270
ADDRESS	0x279
WRITE_DATA	0xA79
READ_DATA	Relocatable in Range 0x203 – 0x3FF
Sound System Codec	
CODEC REGISTERS	0x(SS Base+0 - SS Base+15)
	Relocatable in Range 0x100 - 0x3FF
	See Table V
SoundBlaster Pro	
	(CR Pass) Palacatable in Pango (V100 0V2E)
M usic0: Address (w), Status (r)	(SB Base) Relocatable in Range 0x100 - 0x3F0
M usic0: D ata (w) M usic1: A ddress (w)	(SB Base+1) (SB Base+2)
M usic1: D ata (w)	(SB Base+3)
Mixer Address (w)	(SB Base+4)
M ixer D ata (w)	(SB Base+5)
Reset (w)	(SB Base+6 or 7)
M usic0: Address (w)	(SB Base+8)
M usic0: D ata (w)	(SB Base+9)
Input Data (r)	(SB Base+A or +B)
Status (r), Output Data (w)	(SB Base+C or +D)
Status (r)	(SB Base+E or +F)

REV. A -21-

Register Type-Register Name	Register PC I/O Address
A dL ib M usic0: Address (w), Status (r) M usic0: D ata (w) M usic1: Address (w) M usic1: D ata (w)	(AdLib Base) Relocatable in Range 0x100 - 0x3F8 (AdLib Base+1) (AdLib Base+2) (AdLib Base+3)
M IDI M PU-401 M IDI D ata (r/w) M IDI Status (r), Command (w)	(MIDI Base) Relocatable in Range 0x100 - 0x3FE (MIDI Base+1)
G ame Port G ame Port I/O 0x100 - 0x3F 8	(Game Base +0 to Game Base +7) Relocatable in Range

AD 1816A Plug and Play Device Configuration Registers

The AD1816A may be configured according to the Intel/Microsoft Plug and Play Specification using the internal ROM. Alternatively, the PnP configuration sequence may be bypassed using the "Alternate K ey Sequence" described in Appendix A.

The operating system configures the AD 1816A Plug and Play Logical Devices after system boot. There are no "boot-devices" among the Plug and Play Logical Devices in the AD 1816A. Non-Plug and Play BIOS systems configure the AD 1816A's Logical Devices after boot using drivers. Depending on BIOS implementations, Plug and Play BIOS systems may configure the AD 1816A's Logical Devices before POST or after Boot. See the Plug and Play ISA Specification Version 1.0a for more information on configuration control. To complete this configuration, the system reads resource data from the AD 1816A's on-chip resource ROM or optional EEPROM and from any other Plug and Play cards in the system, and then arbitrates the configuration of system resources with a heuristic algorithm. The algorithm maximizes the number of active devices and the acceptability of their configurations.

The system considers all Plug and Play logical device resource data at the same time and makes a conflict-free assignment of resources to the devices. If the system cannot assign a conflict-free resource to a device, the system does not configure or activate the device. All configured devices are activated.

The system's Plug and Play support selects all necessary drivers, starts them and maintains a list of system resources allocated to each logical device. As an option, system resources can be reassigned at runtime with a Plug and Play Resource M anager. The custom setup created using the manager can be saved and used automatically on subsequent system boots.

Plug and Play D evice IDs (embedded in the logical device's resource data) provide the system with the information required to find and load the correct device drivers. One custom driver, the AD1816A Sound System driver from Analog D evices, is required for correct operation. In the other cases (MIDI, Game Port), the system can use generic drivers. T able III lists the AD1816A's Logical D evices and compatible Plug and Play device drivers.

Table III. Logical Devices and Compatible Plug and Play Device Drivers

Logical Device Number	E mulated Device	Compatible (Device ID)	Device ID	
0	Sound System		ADS7180	
1	M I D I M PU 401 Compatible	PN PB 006	ADS7181	
2	G ame/Joystick Port	PN PB 02F	ADS7182	

The configuration process for the logical devices on the AD 1816A is described in the Plug and Play ISA Specification Version 1.0a (M ay 5, 1994). The specification describes how to transfer the logical devices from their start-up Wait For Key state to the Config state and how to assign I/O ranges, interrupt channels and DMA channels. See Appendix A for an example setup program and specific Plug and Play resource data.

-22-

Table IV describes in detail the I/O Port Address Descriptors, DMA Channels, Interrupts for the functions required for the AD 1816A Logical Device groups.

Table IV. Internal Logical Device Configuration

LDN	PnP Function	Description
0	I/O Port Address Descriptor (0x60-0x61)	The SoundBlaster Pro address range is from 0x100 to 0x3F 0. The typical address is 0x220. The range is 16 bytes long and must be aligned to a 16 byte memory boundary.
0	I/O Port Address D escriptor (0x62-0x63)	The AdLib address range is from 0x100 to 0x3F8. The typical address is 0x388. The range is 4 bytes long and must be aligned to an 8 byte memory boundary.
0	I/O Port Address D escriptor (0x64-0x65)	The Codec address range is from 0x100 to 0x3F8. The range is 16 bytes long and must be aligned to a 16 byte memory boundary.
0	Interrupt Request Level Select (0x70-0x71)	This IRQ is shared between the SB Pro device and the Codec. These devices require one of the following IRQ channels: 5, 7, 9, 11, 12 or 15. Typically, the IRQ is set to 5 or 7 for this device.
0	DMA Playback Channel Select (0x74)	This 8-bit channel is shared between the SB Pro device and the Codec for playback. These devices require one of the following DMA channels: 0, 1, 3. Typically, DMA channel 1 is set.
0	DMA Capture Channel Select (0x75)	This the DMA channel used for capturing Codec data. The Codec operates in single channel mode if a separate DMA channel for capture and playback is not assigned. The following DMA channels may be programmed: 0, 1, 3. DMA Channel 4 indicates single channel mode.
1	I/O Port Address D escriptor (0x60-0x61)	The MPU-401 compatible device address range is 0x100 to 0x3FE. Typical configurations use 0x330. The range is 2 bytes long and must be aligned to a 2 byte memory boundary.
1	Interrupt Request Level Select (0x70-0x71)	The MIDI device requires one of the following IRQ channels: 5, 7, 9, 11, 12 or 15.
2	I/O Port Address D escriptor (0x60-0x61)	The Game Port address range is from 0x100 to 0x3F8. The typical address is 0x200. The range is 8 bytes long and must be aligned to an 8 byte memory boundary.

NOTE

DM A channel 4 indicates single-channel mode.

Sound System Direct Registers

The AD 1816A has a set of 16 programmable Sound System Direct Registers and 36 Indirect Registers. This section describes all the AD 1816A registers and gives their address, name and initialization state/reset value. Following each register table is a list (in ascending order) of the full register name, its usage and its type: (RO) Read Only, (WO) Write Only, (STKY) Sticky, (RW) Read Write and Reserved (res). Table V is a map of the AD 1816A direct registers.

Table V. Sound System Direct Registers

Direct								
Address	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
SSBASE + 0	CRDY	VBL			INADR	[5:0]		
SSBASE + 1	PI	CI	TI	VI	DI	RI	GI	SI
SSBASE + 2				Indirect SS Dat	:a [7:0]			
SSBASE + 3				Indirect SS Dat	ta [15:8]			
SSBASE + 4	RI	ES	PUR	COR	ORR	[1:0]	(ORL [1:0]
SSBASE + 5	PFH	PDR	PLR	PUL	CFH	CDR	CLR	CUL
SSBASE + 6				PIO Playback/C	apture [7:0]			
SSBASE + 7				RESERVI	ED			
SSBASE + 8	TRD	DAZ	PFM 7	T [1:0]	PC/L	PST	PIO	PEN
SSBASE + 9	RES	;	CFM ⁻	T [1:0]	CC/L	CST	CIO	CEN
SSBASE + 10				RESEI	RVED			
SSBASE + 11				RESEI	RVED			
SSBASE + 12				JOYSTICK DA	TA [7:0]			
SSBASE + 13	JRDY JWRP JSEL [1:0] JM SK [3:0]							
SSBASE + 14				JAXIS	[7:0]			
SSBASE + 15		-	-	JAXIS	[15:8]	-	-	-

REV. A -23-

D ata [15:0]

Data High Byte value is loaded.

[Base+0] Chip Status/Indirect Address CRDY INADRI5:0 RESET = [0x00]INADR [5:0] (RW) Indirect Address for Sound System (SS). These bits are used to access the Indirect Registers shown in Table VIII. All registers data must be written in pairs, low byte followed by high byte, by loading the Indirect SS D ata Registers. (Base +2) and (Base +3). **VBL** Volume Button Location. When using an EEPROM to configure the PnP state of the AD1816A, this bit determines whether PQFP Pins 1 and 2 (TQFP Pins 99 and 100) are used for VOL UP and VOL DN or I²SO DATA and I²SO LRCLK respectively. I²SO DATA and I²SO LRCLK VOL UP and VOL DN CRDY (RO) AD 1816A Ready. The AD 1816A asserts this bit when AD 1816A can accept data. 0 AD 1816A not ready 1 AD 1816A ready Interrupt Status [Base+1] PΙ CI ΤI VI DΙ RI GΙ SI RESET = [0x00](RO) SoundBlaster generated Interrupt. SI No interrupt SoundBlaster interrupt pending 1 GΙ (RW) Game Interrupt (Sticky, Write "0" to Clear). No interrupt 1 An interrupt is pending due to Digital Game Port data ready RΙ (RW) Ring Interrupt (Sticky, Write "0" to Clear). No interrupt An interrupt is pending due to a Hardware Ring pin being asserted DΙ (RW) DSP Interrupt (Sticky, Write "0" to Clear). No interrupt An interrupt is pending due to a write to the DIT bit in indirect register [33] bit <13> (RW) Volume Interrupt (Sticky, Write "0" to Clear). V١ No interrupt An interrupt is pending due to Hardware Volume Button being pressed 1 ΤI (RW) Timer Interrupt. This bit indicates there is an interrupt pending from the timer count registers. (Sticky, Write "0" to Clear). No interrupt Λ Interrupt is pending from the timer count register (RW) Capture Interrupt. This bit indicates that there is an interrupt pending from the capture DMA count register. CI (Sticky, Write "0" to Clear). No interrupt Interrupt is pending from the capture D M A count register РΙ (RW) Playback Interrupt. This bit indicates that there is an interrupt pending from the playback DMA count register. (Sticky, Write "0" to Clear). No interrupt Interrupt is pending from the playback DMA count register [Base+2] Indirect SS Data Low Byte 6 Indirect SS Data [7:0] RESET = [0xXX][Base+3] Indirect SS Data High Byte 0 Indirect SS Data [15:8] RESET = [0xXX]Indirect SS Indirect Sound System Data, Data in this register is written to the Sound System Indirect Register specified by the

address contained in INDAR [5:0], Sound System Direct Register [Base +0], Data is written when the Indirect SS

-24- REV. A

[Base+4] PIO Debug

7	6	5	4	3	2	1	0	_	
RES		PUR	COR	ORR	[1:0]	ORL	[1:0]	RESET	= [0x00]

All bits in this register are sticky until any write that clears all bits to 0.

ORL/ORR (RO)
[1:0]

Overrange Left/Right detect. These bits record the largest output magnitude on the ADC right and left channels and are cleared to 00 after any write to this register. The peak amplitude as recorded by these bits is "sticky," i.e., the largest output magnitude recorded by these bits will persist until these bits are explicitly cleared. They are also cleared by powering down the chip.

ORL/ORR Over/Under Range Detection						
00 Less than -1 dB Underrange						
01 Between -1 dB and 0 dB Underrange						
10	Between 0 dB and 1 dB Overrange					
11	Greater than 1 dB Overrange					

- COR (RO) Capture Over Run. The codec sets (1) this bit when capture data is not read within one sample period after the capture FIFO fills. When COR is set, the FIFO is full and the codec discards any new data generated. The codec clears this bit immediately after a 4 byte capture sample is read.
- PUR (RO) Playback Under Run. The codec sets (1) this bit when playback data is not written within one sample period after the playback FIFO empties. The codec clears (0) this bit immediately after a 4 byte playback sample is written. When PUR is set, the playback channel has "run out" of data and either plays back a midscale value or repeats the last sample.

[Base+5] PIO Status

7	6	5	4	3	2	1	0	
PFH	PDR	PLR	PUL	CFH	CDR	CLR	CUL	RESET = [0x00]

- CUL (RO) Capture Upper/Lower Sample. This bit indicates whether the PIO capture data ready is for the upper or lower byte of the channel.
 - 0 Lower byte ready
 - 1 Upper byte ready or any 8-bit mode
- CLR (RO) Capture Left/Right Sample. This bit indicates whether the PIO capture data waiting is for the left channel ADC or the right channel ADC.
 - 0 Right channel
 - 1 Left channel or mono
- CDR (RO) Capture Data Ready. The PIO Capture Data register contains data ready for reading by the host. This bit should be used only when direct programmed I/O data transfers are desired (FIFO has at least 4 bytes before full).
 - ADC is stale. Do not reread the information
 - 1 ADC data is fresh. Ready for next host data read
- CFH (RO) Capture FIFO Half Full. (FIFO has at least 32 bytes before full.)
- PUL (RO) Playback Upper/Lower Sample. This bit indicates whether the PIO playback data needed is for the upper or lower byte of the channel.
 - 0 Lower byte needed
 - 1 Upper byte needed or any 8-bit mode
- PLR (RO) Playback Left/Right Sample. This bit indicates whether the PIO playback data needed is or the left channel DAC.
 - 0 Right channel needed
 - 1 Left channel or mono
- PDR (RO) Playback Data Ready. The PIO Playback data register is ready for more data. This bit should only be used when direct programmed I/O data transfers are desired (FIFO can take at least 4 bytes).
 - 0 DAC data is still valid. Do not overwrite
 - 1 DAC data is stale. Ready for next host data write value
- PFH (RO) Playback FIFO Half Empty. FIFO can take at least 32 bytes, eight groups of 4 bytes.

[Base+6] PIO Data

7 6 5 4 3 2 1 0
PIO Playback/Capture [7:0] RESET = [0x00]

PIO Playback/ Capture [7:0] The Programmed I/O (PIO) Data Registers for capture and playback are mapped to the same address. Writes send data to the Playback Register and reads will receive data from the Capture Register.

Reading this register will increment the capture byte state machine so that the following read will be from the next appropriate byte in the sample. The exact byte may be determined by reading the PIO Status Register. Once all relevant bytes have been read, the state machine will stay pointed to the last byte of the sample until a new sample is received.

Writing data to this register will increment the playback byte tracking state machine so that the following write will be to the correct byte of the sample. Once all bytes have been written, subsequent byte writes will be ignored. The state machine is reset when the current sample is transferred.

Note: All writes to the FIFO "MUST" contain 4 bytes of data.

- * 1 sample of 16-bit stereo
- * 2 samples of 16-bit mono
- * 2 samples of 8-bit stereo (Linear PCM, μ -law PCM, A-Law PCM)
- * 4 samples of 8-bit mono (Linear PCM, μ -law PCM, A-Law PCM)

[Base+7] Reserved

7	6	5	4	3	2	1	0	_
			R eserve	ed [7:0]				RESET = [0xXX]

[Base+8] Playback Configuration

7	6	5	4	3	2	1	0	_
TRD	DAZ	PFM 7	Г [1:0]	PC/L	PST	PIO	PEN	RESET = [0x00]

PEN (RW) Playback Enable. This bit enables or disables programmed I/O data playback.

- 0 Disable
- 1 Enable

PIO (RW) Programmed Input/O utput. This bit determines whether the playback data is transferred via DMA or PIO.

- 0 DM A transfers only
- 1 PIO transfers only

PST (RW) Playback Stereo/M ono select. These bits select stereo or mono formatting for the input audio data streams. In stereo, the Codec alternates samples between channels to provide left and right channel input. For mono, the Codec captures samples on the left channel stereo.

- 0 Mono
- 1 Stereo

PC/L (RW) Playback Companded/Linear Select. This bit selects between a linear digital representation of the audio signal or a nonlinear companded format for all output data. The type of linear PCM or the type of companded format is defined by PFMT [1:0].

- 0 Linear PC M
- 1 Companded

PFMT [1:0] (RW) Playback Format. Use these bits to select the playback data format for output data according to Table VI and Figure 15.

DAZ (RW) DAC zero. This bit forces the DAC to zero.

- 0 Repeat last sample
- 1 Force DAC to ZERO

TRD (RW) Transfer Request Disable. This bit enables or disables Codec DMA transfers during a Codec interrupt (indicated by the SS Codec Status register's INT bit being set [1]). This assumes Codec DMA transfers were enabled and the PEN or CEN bits are set.

-26-

- 0 Transfer Request Enable
- 1 Transfer Request Disable

After setting format bits, sample data into the AD 1816A must be ordered according to Figure 15, Table VI.




Figure 15. Codec Transfers

Table VI. Codec Transfers

ST	FMT1FMT0C/L	Format	Byte 3 MSB LSB	Byte 2 MSB LSB	Byte 1 MSB LSB	Byte 0 MSB LSB
0	000 M ono Linear, 8-Bit U nsigned		Sample 3 8 Bits Left Channel	Sample 2 8 Bits Left Channel	Sample 1 8 Bits Left Channel	Sample 0 8 Bits Left Channel
1	000 Stereo Linear, 8-Bit U nsigned		Sample 1 8 Bits Right Channel	Sample 1 8 Bits Left Channel	Sample 0 8 Bits Right Channel	Sample 0 8 Bits Left Channel
0	001 M ono μ-L aw, 8-Bit C ompanded		Sample 3 8 Bits Left Channel	Sample 2 8 Bits Left Channel	Sample 1 8 Bits Left Channel	Sample 0 8 Bits Left Channel
1	001	Stereo μ-L aw, 8-Bit C ompanded	Sample 1 8 Bits Right Channel	Sample 1 8 Bits Left Channel	Sample 0 8 Bits Right Channel	Sample 0 8 Bits Left Channel
0	010	M ono Linear 16-Bit Little Endian	Sample 1 Upper 8 Bits Left Channel	Sample 1 L ower 8 Bits L eft C hannel	Sample 0 U pper 8 Bits L eft C hannel	Sample 0 L ower 8 Bits L eft C hannel
1	010 Stereo Linear 16-Bit Little Endian		Sample 0 Upper 8 Bits Right Channel	Sample 0 L ower 8 Bits Right C hannel	Sample 0 U pper 8 Bits L eft C hannel	Sample 0 Lower 8 Bits Left Channel
0	011	M ono A-L aw, 8-Bit C ompanded	Sample 3 8 Bits L eft C hannel	Sample 2 8 Bits Left Channel	Sample 1 8 Bits L eft C hannel	Sample 0 8 Bits Left Channel
1	011	Stereo A-Law, 8-Bit Companded	Sample 1 8 Bits Right Channel	Sample 1 8 Bits Left Channel	Sample 0 8 Bits Right Channel	Sample 0 8 Bits Left Channel
0	100	R eserved				
1	100	R eserved				
0	101	Reserved				
1	101	R eserved				
0	110 M ono Linear, 16-Bit Big Endian		Sample 1 Lower 8 Bits Left Channel	Sample 1 U pper 8 Bits L eft C hannel	Sample 0 Lower 8 Bits Left Channel	Sample 0 U pper 8 Bits L eft C hannel
0	110	Stereo Linear, 16-Bit Big Endian	Sample 0 Lower 8 Bits Right Channel	Sample 0 U pper 8 Bits L eft C hannel	Sample 0 Lower 8 Bits Left Channel	Sample 0 U pper 8 Bits L eft C hannel
0	111	R eserved				
1	111	R eserved				

REV. A -27-

[Base+9] Capture Configuration 7 CFMT [1:0] CC/L CIO ÇEN RESET = [0x00]CEN (RW) Capture Enable. This bit enables or disables data capture. D isable 1 Enable CIO (RW) Capture Programmed I/O. This bit determines whether the capture data is transferred via DMA or PIO. DMA1 PIO CST (RW) Capture Stereo/M ono Select. This bit selects stereo or mono formatting for the input audio data streams. In stereo, the Codec alternates samples between channels to provide left and right channel input. For mono, the Codec captures samples on the left channel. M ono 1 Stereo CC/L (RW) Capture Companded/Linear Select. This bit selects between a linear digital representation of the audio signal or a nonlinear, companded format for all output data. The type of linear PCM or the type of companded format is defined by CFMT [1:0]. Linear PCM Companded 1 (RW) Capture Format. Use these bits to select the format for capture data according to the following Table VI and CFMT [1:0] Figure 15. [Base+10] Reserved RESERVED RESET = [0xXX][Base+11] Reserved RESERVED RESET = [0xXX][Base+12] Joystick RAW DATA Joystick Data [7:0] RESET = [0xF0]Joystick Data (RO) Joystick Data. Joystick Data (identical to LDN 2): Writes to this register are ignored. [Base+13] **Joystick Control** JRDY JWRP ISEL [1:0] JM SK [3:0] RESET = [0xF0](RW) Joystick Axis Mask. IRDY bit calculated based on axes selected by JMSK only. IM SK [3:0] Enable AX xxx1 xx1x Enable AY Enable BX x1xx 1xxx Enable BY

JSEL [1:0] (RW) Joystick Select. Selects one of four joystick axis register sets according to the following table:

		(16 Bits) from [Base+14] & [Base+15]
01	Read AY	(16 Bits) from [Base+14] & [Base+15]
10	Read BX	(16 Bits) from [Base+14] & [Base+15]
11	Read BY	(16 Bits) from [Base+14] & [Base+15]

JWRP (RW) Joystick Wrapmode. Continuous Joystick sampling mode—sampling automatically restarted every ~16 ms.

JRDY (RO) Joystick Ready. Sampling complete, joystick data ready for reading.

Note: Sampling must be started manually if JWRP is set before any sampling cycles are run. To start sampling after setting the JWRP bit, write to the joystick port [Base+14].

[Base+14] Joystick Position Data Low Byte

7 6 5 4 3 2 1 0 [AXIS [7:0] RESET = [0xFF]

JAXIS [7:0] (RO) Joystick Axis Low Byte.

Note: Axis to be read through this register is selected by the JSEL bits in the control register. A write to this register starts a sampling cycle.

[Base+15] Joystick Position Data High Byte

7	6	5	4	3	2	1	0	
			JAXIS	[15:8]				RESET = [0xFF]

JAXIS [15:8] (RO) Joystick Axis High Byte.

Note: Axis to be read through this register is selected by the JSEL bits in the control register. A write to this register starts a sampling cycle

Sound System Indirect Registers

Writing Indirect Registers

All Indirect Registers must be written in pairs: low byte followed by high byte. The Indirect Address Register [SSBASE+0] holds the address for a register pair, the Indirect Low D at Byte [SSBASE+2] is used to write low data byte and the Indirect High D at Byte [SSBASE+3] is used to write the high data byte. The low data byte is held in the temporary register until the upper byte is written.

Programming Example

"Write Sample Rate for Voice Playback at 11,000 Hz (0x2AF8)"

Write [SSBASE +0] with 0x02 ; indirect register for voice playback sample rate
 Write [SSBASE +2] with 0xF 8 ; low byte of 16-bit sample rate register
 Write [SSBASE +3] with 0x2A ; high byte of 16-bit sample rate register

Reading Indirect Registers

All indirect registers can be individually read. The Sound System Indirect Address Register [SSBASE+0] holds the address for a register pair, the Indirect Low Data Byte [SSBASE+2] is used to read low data byte and Indirect High Data Byte [SSBASE+3] is used to read the High data byte.

Programming Example

"Read Sample Rate for Voice Playback set to 11,000 Hz (0x2AF8)"

Write [SSBASE+0] with 0x02 ; indirect register for voice playback sample rate
 Read [SSBASE+2] ; low byte of 16-bit sample rate register set to 0xF8
 Read [SSBASE+3] ; high byte of 16-bit sample rate register set to 0x2A

ISR Saves and Restores

For Interrupt Service Routines, ISRs, it is necessary to save and restore the Indirect Address and the Low Byte Temporary Data holding registers inside the ISR.

Programming Example

"Save/Restore during an ISR"

Beginning of ISR:

1) Read [SSBASE+0] ; save Indirect Address register to TMP_IA
2) Write [SSBASE+0] with 0x00; ; indirect Register for Low Byte Temporary Data
3) Read [SSBASE+2] ; save Low Byte Temporary data to TMP_LBT

4) ISR Code ; ISR routine

5) Write [SSBASE +2] with TMP_LBT ; restore Low Byte Temporary data TMP_LBT 6) Write [SSBASE +0] with TMP_IA ; restore Indirect Address Register to TMP_IA

7) Return from Interrupt ; return from ISR

REV. A -29-

Table VII. Indirect Register Map and Reset/Default States

Address	Register Name	Reset/ Default State
00	Low Byte TMP	0xX X
01	Interrupt Enable and External Control	0x0102
02	Voice Playback Sample Rate	0x1F40
03	Voice Capture Sample Rate	0x1F40
04	Voice Attenuation	0x8080
05	FM Attenuation	0x8080
06	I ² S(1) Attenuation	0x8080
07	I ² S(0) Attenuation	0x8080
80	Playback Base Count	0x0000
09	Playback Current Count	0x0000
10	C apture B ase C ount	0x0000
11	Capture Current Count	0x0000
12	Timer Base Count	0x0000
13	Timer Current Count	0x0000
14	M aster Volume Attenuation	0x0000
15	CD Gain/Attenuation	0x8888
16	Synth Gain/Attenuation	0x8888
17	Video Gain/Attenuation	0x8888
18	Line Gain/Attenuation	0x8888
19	Mic/PHONE_IN Gain/Attenuation	0x8888
20	ADC Source Select and ADC PGA	0x0000
32	Chip Configuration	0x00F0
33	DSP Configuration	0x0000
34	FM Sample Rate	0x5622
35	I ² S(1) Sample Rate	0xA C 44
36	I ² S(0) Sample Rate	0xA C 44
37	Reserved	0x0000
38	Programmable Clock Rate	0xA C 44
39	3D Phat Stereo Control/PHONE_OUT Gain Attenuation	0x8000
40	R eserved	0x0000
41	H ardware Volume Button M odifier	0xX X 1B
42	DSP M ailbox 0	0x0000
43	DSP M ailbox 1	0x0000
44	Power-Down and Timer Control	0x0000
45	Version ID	0xXXXX
46	R eserved	0x0000

-30- REV. A

Table VIII. Sound System Indirect Registers

			(High	Byte)								(Low	Byte)			
ADDRESS	7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
00 (0x00)				R	ES							LBTI	D [7:0]			
01 (0x01)	PIE	CIE	TIE	VIE	DIE	RIE	JIE	SIE	TE						XC1	XC0
02 (0x02)				VPSR	[15.8]							VPSF	R [7:0]			
03 (0x03)				VCSR	[15:8]							VCSF	R [7:0]			
04 (0x04)	LVM	RES			LVA	[5:0]			RVM	RES			RVA	[5:0]		
05 (0x05)	LFMM	RES			LFM	4 [5:0]			RFMM	RES				A [5:0]		
06 (0x06)	LS1M	RES			LS1A	[5:0]			RS1M	RES			RS1A	A [5:0]		
07 (0x07)	L SOM	RES				N [5:0]			RS0M	RES			R S0/	A [5:0]		
08 (0x08)					[15:8]								[7:0]			
09 (0x09)					[15:8]							PCC	[7:0]			
10 (0x0A)					[15:8]								[7:0]			
11 (0x0B)				CCC	[15:8]							CCC	[7:0]			
12 (0x0C)				T8C	[15:8]								[7:0]			
13 (0x0D)				TCC	[15:8]							TCC	[7:0]			
14 (0x0E)	LMVM	RI	_			LM VA [4:0			RMVM	RI				RM VA [4		
15 (0x0F)	LCDM	RI				LCDA [4:0			RCDM	RI	_			RCDA [4		
16 (0x10)	LSYM	RI				LSYA [4:0]			RSYM	RI				RSYA [4:		
17 (0x11)	LVDM		ES			LVDA [4:0]		RVDM	RI				RVDA [4	:0]	
18 (0x12)	LLM		ES			LLA [4:0]			RLM		S			RLA [4:0		
19 (0x13)	M CM	M 20	RES			M CA [4:0]			PIM	RI				PIA [3:0	<u>. </u>	RES
20 (0x14)	LAGC		LAS [2:0]				[3:0]		RAGC		RAS [2:0]				.G [3:0]	
32 (0x20)	WSE	CDE	RES	CNP			ES				[3:0]			1 [1:0]		[1:0]
33 (0x21)	DS1	DS0	DIT		ES	ADR	I1T	10T	CPI	PBI	FMI	111	101		DFS [2:0]	
34 (0x22)					[15:8]								R [7:0]			
35 (0x23)					[15:8]								[7:0]			
36 (0x24)					[15:8]								[7:0]			
37 (0x25)					ES.								ES			
38 (0x26)				PCR	[15:8]							PCR	[7:0]			
39 (0x27)	3D D M	RE	ES			[3:0]		RES	POM	RI	S			POA [4:0	0]	
40 (0x28)					ES							R	ES			
41 (0x29)					ES				VM U	VUP	VDN			BM [4:0)]	
42 (0x2A)					[15:8]								R [7:0]			
43 (0x2B)					[15:8]								R [7:0]			
44 (0x2C)	CPD	RES	PIW	PIR	PAA	PDA	PDP	PTB	3D	PD3D	GPSP	RES	DM		RES	
45 (0x2D)				VER [15:8]									[7:0]			
46 (0x2E)				RES								R	ES			

[00] INDIRECT LOW BYTE TMP 7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0 RES | LBTD [7:0] |

LBTD [7:0] Low Byte Temporary D ata holding latch for register pair writes; Written on any write to [SSBase + 2], R ead from [SSBase + 2] when the indirect address is 0x00.

[01] I	NTERF	UPT E	NABLE	AND I	EXTER	NAL C	ONTRO	L					DEF	AULT =	[0x0102]
7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
PIE	CIE	TIE	VIE	DIE	RIE	JIE	SIE	TE			RES	5		XC1	XC0
XC0	F	RW									e X C T L (to be dis			s also mu 2].	xed with
XC1	F	RW									e X C T L : ull-up ~			nay also b	e used for
ΤE	F	RW	Time	er Enabl	e Bit.										
SIE	F	RW	Sour 0 1	So	oundBla	ster Inte	ole; T his errupt di errupt er	sabled	t be se	t to en	iable C ui	rent Co	ount T im	ier.	
JIE	F	RW	Joyst 0 1		ystick II	nterrupt	disabled enabled								

REV. A -31-

		VPSR [15:8]							VPSR	[7:0]			
7	6 5	4 3	2	1	0	7	6	5	4	3	2	1	
[02] V	OICE PLAY	BACK SAMPLE	RATE							I	DEFAU	LT = [0x	1F40]
		0 Pla	yback Ir		disabled enabled								
PIE	RW		ture In	terrupt o terrupt e rable:									
CIE	RW	C apture Inter	upt En										
TIE	RW		ner Inte	rrupt dis									
VIE	RW		ne and ume Int		buttons lisabled								
DIE	RW		P Interr	e; upt disa upt enak									
RIE	RW		g Interr	e; rupt disa rupt enak									

VPSR [15:0] Voice Playback Sample Rate. The sample rate can be programmed from 4 kHz to 55.2 kHz in 1 hertz increments. The default playback sample rate is 8 kHz.

[03] \	OICE (CAPTU	RE SA	MPLE I	RATE							D	EFAUL	T = [0	x1F40]
7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
			VCSR	[15:8]							VCSF	R [7:0]			

VCSR [15:0] Voice Capture Sample Rate. The sample rate can be programmed from 4 kHz to 55.2 kHz in 1 hertz increments. Ignored if CNP bit in SS [32] = 0 in which case VPSR [15:0] controls capture rate. The default capture sample rate is 8 kHz.

[04]	VOICE	ATTE	NUATIO	NC								ı	DEFAU	LT = [0	0808xC
7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
LVM	RES			LVA	[5:0]			RVM	RES			F	RVA [5:0]	

RVA [5:0] Right Voice Attenuation for Playback channel. The LSB represents -1.5 dB, 000000 = 0 dB and the range is 0 dB to -94.5 dB.

RVM Right Voice M ute. 0 = U nmuted, 1 = M uted.

LVA [5:0] Left Voice Attenuation for Playback channel. The LSB represents -1.5 dB, 000000 = 0 dB and the

range is 0 dB to -94.5 dB

LVM Left Voice M ute. 0 = U nmuted, 1 = M uted.

[05] I	FM AT	TENUA	TION										DEFAU	LT = [0	[0808xC
7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
LFMM	RES			LFM A	\ [5:0]			RFMM	RES			R	FMA [5:	0]	

RFM A [5:0] Right F M usic Attenuation for the internal M usic Synthesizer. The LSB represents -1.5 dB, 000000 = 0 dB and the range is 0 dB to -94.5 dB.

RFM M Right F M usic M ute. 0 = U nmuted, 1 = M uted.

LFM A [5:0] Left F M usic Attenuation for the internal M usic Synthesizer. The LSB represents –1.5 dB, 000000 = 0 dB and the range is 0 dB to –94.5 dB.

LFM M Left F M usic M ute. 0 = U nmuted, 1 = M uted.

[06] I	² S(1) A	TTENU	IATION									!	DEFAU	LT = [6	[0808xi
7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
LS1M	RES			LS1A	[5:0]			RS1M	RES			R	S1A [5:	0]	

RS1A [5:0] Right $I^2S(1)$ Attenuation register. The LSB represents -1.5 dB, 000000 = 0 dB and the range is 0 dB to -94.5 dB.

-32-

RS1M Right $I^2S(1)$ M ute. 0 = U nmuted, 1 = M uted.

LS1A [5:0] Left $I^2S(1)$ Attenuation register. The LSB represents -1.5 dB, 000000 = 0 dB and the range is 0 dB to -94.5 dB.

LS1M Left $I^2S(1)$ M ute. 0 = U nmuted, 1 = M uted.

[07] I 2S(0) ATTENUATION

7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0

LSOM RES LSOA [5:0] RSOM RES RSOA [5:0]

RS0A [5:0] Right $I^2S(0)$ Attenuation register. The LSB represents -1.5 dB, 000000 = 0 dB and the range is 0 dB to -94.5 dB.

RSOM Right $I^2S(0)$ M ute. 0 = U nmuted, 1 = M uted.

LS0A [5:0] Left $I^2S(0)$ Attenuation register. The LSB represents -1.5 dB, 000000 = 0 dB and the range is 0 dB to -94.5 dB.

LSOM Left $I^2S(0)$ M ute. 0 = U nmuted, 1 = M uted.

[08] PLAYBACK BASE COUNT 7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0 PBC [15:8] DEFAULT = [0x0000] PBC [7:0]

PBC [15:0] Playback Base Count. This register is for loading the Playback DMA Count. Writing a value to this register also loads the same data into the Playback Current Count register. You must load this register when Playback Enable (PEN) is deasserted. When PEN is asserted, the Playback Current Count decrements once for every four bytes transferred via a DMA cycle. The next transfer, after zero is reached in the Playback Current Count, will generate an interrupt and reload the Playback Current Count with the value in the Playback Base Count. The Playback Base Count should always be programmed to Number Bytes divided by four, minus one ((Number Bytes/4) -1). The circular software DMA buffer must be divisible by four to ensure proper operation.

[09]	PLAYB	ACK C	URREN	IT COU	NT							ı	DEFAU	LT = [0	0x0000]
7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
			PCC	[15:8]							PCC	[7:0]			

PCC [15:0] Playback Current Count register. Contains the current Playback DM A Count. Reads and Writes must be done when PEN is deasserted.

[10	CAPTU	JRE BA	SE CO	UNT								!	DEFAU	LT = [0])x0000]
7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
			СВС	[15:8]							СВС	[7:0]			

CBC [15:0] Capture Base Count. This register is for loading the Capture DMA Count. Writing a value to this register also loads the same data into the Capture Current Count register. Loading must be done when Capture Enable (CEN) is deasserted. When CEN is asserted, the Capture Current Count decrements once for every four bytes transferred via a DMA cycle. The next transfer, after zero is reached in the Capture Current Count, will generate an interrupt and reload the Capture Current Count with the value in the Capture Base Count. The Capture Base Count should always be programmed to Number Bytes divided by four, minus one ((Number Bytes/4) -1). The circular software DMA buffer must be divisible by four to ensure proper operation.

[11]	CAPTU	RE CU	RRENT	COUN	IT							1	DEFAU	LT =[0x0000]
7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
	-		CCC	[15:8]							CCC	[7:0]			

CCC [15:0] Capture Current Count register. Contains the current Capture DMA Count. Reading and Writing must be done when CEN is deasserted.

[12]	TIMER	BASE	COUNT	Г								ı	DEFAU	LT = [0)x0000]
7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
			TBC	[15:8]							TBC	[7:0]			

TBC [15:0] Timer Base Count. Writing a value to this register loads data into the Timer Current Count register. Loading must be done when Timer Enable (TE) is deasserted. When TE is asserted, the Timer Current Count register decrements once for every specified time period. The time period (10 µs or 100 ms) is programmed via the PTB bit in SS [44]. When TE is asserted, the Timer Current Count decrements once every time period. The next count, after zero is reached in the Timer Current Count register, will generate an interrupt and reload the Timer Current Count register with the value in the Timer Base Count register.

[13]	TIME	R CURR	ENT CO	DUNT									DEFA	JLT = [0x0000
7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
			TCC	[15:8]							TCC	[7:0]			
CC [1		TE is de	easserted.		ount regi		ontains t	he currer	nt timer	count.	Reading		_		
		TER VOI					•	-	•	_				JLT = [0	
7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
MVM		RES			LMVA [4:	UJ		RMVM	RI	:5		- 1	RMVA [4:	:0]	
RM VA	[4:0]		3. This re	gisteri	ttenuatio is added v I. See H ar	vith the	H ardwa	re Volum	e Buttor	M odif	er value t	o produ	ice the fi	nal DAC	M aste
MVM	1	Right M	aster Vol	ume M	1 ute. 0 =	U nmut	ed, 1 =	M uted.							
. M VA . M VM		Volume	3. T his re attenuatio	gister i on leve	tenuation s added w I. See H ar ute. 0 = L	vith the rdware \	H ardwa /olume I	re Volum Button M	e Button	M odifi	er value t	o produ	ice the fi	nal DAC	M aste
[15]	CD G	AIN/ATT	ENUAT	ION									DEFAU)LT = [0)×8888
7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
CDM															
RCDA RCDM	[4:0]	Right C	D M ute.	ation. 0 = U	The L SEnmuted, 1	3 repres	ted.			12 dB a		ange is		to -34.5	
RCDA RCDM .CDA .CDM	[4:0] [4:0] SYNT	Right Cl Right Cl Left CD Left CD	D M ute. Attenual M ute. 0	ation. 0 = U tion. = U n	The LSE nmuted, 1 The LSB muted, 1	3 repres 1 = M u represe = M ute	ted. nts –1.5 ed.	5 dB, 000	000 = + 00 = +1	12 dB a	nd the rar	ange is nge is +	+12 dB 12 dB to	to -34.5 -34.5 c	IB. 1x8888
CDA CDM CDA CDM [16] 7	[4:0] [4:0] SYNT 6	Right Cl Right Cl Left CD Left CD	D M ute. Attenua M ute. 0	ation. 0 = U tion. = U n UATIO 3	The L SE nmuted, : The L SB muted, 1	3 repres 1 = M u represe = M ute	ted. nts –1.5	5 dB, 000 dB, 0000	000 = + 00 = +1 6	12 dB ar 2 dB ar 5		ange is nge is +	+12 dB 12 dB to DEFAU 2	to -34.5 0 -34.5 c ULT = [0 1	IB.
CDA CDM CDA CDM [16] 7	[4:0] [4:0] SYNT 6	Right Cl Right Cl Left CD Left CD	D M ute. Attenual M ute. 0	ation. 0 = U tion. = U n UATIO 3	The LSE nmuted, 1 The LSB muted, 1	3 repres 1 = M u represe = M ute	ted. nts –1.5 ed.	5 dB, 000	000 = + 00 = +1	12 dB ar 2 dB ar 5	nd the rar	ange is nge is +	+12 dB 12 dB to	to -34.5 0 -34.5 c ULT = [0 1	IB. 3x8888
RCDA RCDM .CDA .CDM [16] 7 .SYM RSYA .SYA	[4:0] [4:0] SYNT 6 [4:0] [4:0]	Right Cl Right Cl Left CD Left CD FH GAIN, 5 RES Right SY Left SYI	D M ute. Attenua M ute. 0 ATTEN 4 (NTH At (NTH M NTH Att NTH M u	ation. 0 = U tion. = U n UATI 3 ttenua ute. 0 enuati ite. 0 =	The L SE nmuted, : The L SB muted, 1	3 repress 1 = M uter represe = M uter 1 D1 L SB reted, 1: SB rep	ted. nts -1.5 ed. 0 epresents = M uteo	5 dB, 000 dB, 0000 7 RSYM s -1.5 dB	000 = +1 6 RI , 00000	12 dB ar 2 dB ar 5 = +12	4 dB and t	ange is + 3 he range	+12 dB 12 dB to DEFAU 2 RSYA [4:: ge is +12 d	to -34.5 c -34.5 c -34.5 c -34.5 c -34.5 c -34.5 c -34.5 c	0 34.5 d 4.5 dB
RCDA RCDM CDA CDM [16] 7 SYM RSYA RSYM SYA SYA	[4:0] SYNT 6 [4:0] [4:0]	Right Cl Right Cl Left CD Left CD TH GAIN 5 RES Right SY Left SYI Left SYI	D M ute. Attenual M ute. 0 ATTEN 4 (NTH AS (NTH M NTH Att NTH M u TENUAT	ation. 0 = U tion. = U n UATIO 3 ttenua ute. 0 enuati ite. 0 =	The L SE nmuted, 1 The L SB muted, 1 ON 2 LSYA [4:0 tion. The = U nmuted on. The L = U nmuted states and the large states are the large	3 repres 1 = M uter represe = M uter 1 Dl LSB represe ted, 1: SB repred, 1 =	ted. nts -1.5 ed. 0 epresents = M uted. M uted.	5 dB, 000 dB, 0000 7 RSYM s -1.5 dB d. -1.5 dB,	000 = +1 6 RI , 00000 00000 =	12 dB ar 2 dB ar 5 = +12	4 dB and the	ange is + 3 he range	+12 dB 12 dB to DEFAU 2 RSYA [4:: ge is +12 of	to -34.5 0 -34.5 1 1 0] dB to -3 0B to -3	IB. 0 34.5 dl 4.5 dB
RCDA RCDM CDA CDM [16] 7 SYM RSYA SYA SYA SYA	[4:0] SYNT 6 [4:0] [4:0] VID (6	Right Cl Right Cl Left CD Left CD TH GAIN 5 RES Right SY Left SYI Left SYI Left SYI	D M ute. Attenua M ute. 0 ATTEN 4 (NTH At (NTH M NTH Att NTH M u	ation. 0 = U tion. = U n UATIO 3 ttenua ute. 0 enuati ite. 0 =	The L SE nmuted, 1 The L SB muted, 1 ON 2 LSYA [4:0 tion. The L = U nmuted) U nmuted	3 repres 1 = M ut represe = M ute 1 Dl LSB re ted, 1: SB reped, 1 =	ted. nts -1.5 ed. 0 epresents = M uteo	5 dB, 000 dB, 0000 7 RSYM s -1.5 dB d. -1.5 dB,	000 = +1 00 = +1 6 R1 , 00000 00000 =	12 dB ar 2 dB ar 5 = +12 d 5	4 dB and t	ange is + 3 I he range e range	+12 dB 12 dB to DEFAU 2 RSYA [4:: ge is +12 of DEFAU 2	to -34.5 c -34.5 c 1 1 0 dB to -3 dB to -3 LT = [0]	IB. 0 34.5 d 1.5 dI
CDA CDM CDA CDM [16] 7 SYM SYA SYA SYA SYM	[4:0] SYNT 6 [4:0] [4:0] VID (6	Right Cl Right Cl Left CD Left CD TH GAIN 5 RES Right SY Left SYI Left SYI	D M ute. Attenual M ute. 0 ATTEN 4 (NTH AS (NTH M NTH Att NTH M u TENUAT	ation. 0 = U tion. = U n UATIO 3 ttenua ute. 0 enuati ite. 0 =	The L SE nmuted, 1 The L SB muted, 1 ON 2 LSYA [4:0 tion. The = U nmuted on. The L = U nmuted states and the large states are the large	3 repres 1 = M ut represe = M ute 1 Dl LSB re ted, 1: SB reped, 1 =	ted. nts -1.5 ed. 0 epresents = M uted. M uted.	5 dB, 000 dB, 0000 7 RSYM s -1.5 dB d. -1.5 dB,	000 = +1 00 = +1 6 R1 , 00000 00000 =	12 dB ar 2 dB ar 5 = +12	4 dB and the	ange is + 3 I he range e range	+12 dB 12 dB to DEFAU 2 RSYA [4:: ge is +12 of	to -34.5 c -34.5 c 1 1 0 dB to -3 dB to -3 LT = [0]	0 34.5 d 4.5 dE
RCDA RCDM .CDM .CDM .CDM .SYM .SYA .SYM .SYA .SYM .VDM .VDM	[4:0] SYNT 6 [4:0] (4:0] VID (6 [4:0] [4:0]	Right Cl Right Cl Left CD Left CD FH GAIN, 5 RES Right SY Left SYI Left SYI SAIN/AT 5 RES Right VI Right VI Left VII	D M ute. Attenual M ute. 0 ATTENUAL AT	ation. 0 = U tion. 1 = U n WATI 3 ttenua ute. 0 enuati ute. 0 = FION 3 uation. 0 = U ation. 0 = U r	The LSE nmuted, 1 The LSB muted, 1 ON 2 LSYA [4:0] tion. The = Unmuted on. The LSE nmuted, 1 The LSE nmuted, 1 The LSB nmuted, 1	3 represedure 1 must be seen a	ted. nts -1.5 ed. 0 epresents = M uteo presents M uted. 0 eents -1.	7 RSYM s - 1.5 dB d. -1.5 dB, 7 RVDM 5 dB, 00	000 = +1 6 RI , 00000 00000 = 6 RI 000 = +	12 dB ar 2 dB ar 5 = +12 d 5 = +12 d 5 = 12 dB ar	dB and the B and the	ange is + 3 he range e range ange is -	+12 dB 12 dB to 12 dB to 2 RSYA [4:: 9e is +12 of 2 RVDA [4:+12 dB to 12 dB to 14 dB to 15 dB to 16 dB to 17 dB to 18 dB	to -34.5 c 1	34.5 d 4.5 dB 0 dB.
RCDA RCDM CDA CDM [16] 7 LSYM RSYA SYA SYM SYA SYM SYA SYM SYDM VDM VDA VDM	[4:0] SYNT 6 [4:0] (4:0] VID (6 [4:0] [4:0] LINE	Right CI Right CI Left CD Left CD TH GAIN, 5 RES Right SY Left SYI Left SYI EAIN/AT 5 RES Right VI Right VI Left VII Left VII	D M ute. O Attenual M ute. 0 ATTENUA (NTH Attenual NTH Attenual A D Attenual D M ute. O M ute. O TTENUA	ation. 0 = U tion. 1 = U n WATE 3 ttenua ute. 0 enuati ite. 0 = FION 3 uation. 0 = U ation. 0 = U TION	The L SE nmuted, 1 The L SB muted, 1 ON 2 LSYA [4:0 tion. The L = U nmuted 2 LVDA [4:0 tion. The L SE nmuted, 1 The L SB nmuted, 1 I	3 represent the second of the	ted. nts -1.5 ed. 0 epresents = M uteo presents M uted. 0 esents -1. eed. ents -1.5 ted.	7 RSYM s -1.5 dB, -1.5 dB, 7 RVDM 5 dB, 000	000 = +1 6 RI , 00000 00000 = 6 RI 000 = +1	12 dB ar 2 dB ar 5 ES = +12 d 5 ES 12 dB a	dB and the B and the A and the rand the	ange is + 3 he range e range ange is -	+12 dB 12 dB to 2 RSYA [4:: ge is +12 of DEFAU 2 RVDA [4:: +12 dB +12 dB to	to -34.5 c 1	0 34.5 dl 4.5 dB 0 dB.
LCDM [16] 7 LSYM RSYA RSYA LSYM LSYA LSYM [17] 7 LVDM RVDA RVDA LVDM	[4:0] SYNT 6 [4:0] (4:0) VID (6 [4:0] [4:0] LINE 6	Right Cl Right Cl Left CD Left CD FH GAIN, 5 RES Right SY Left SYI Left SYI SAIN/AT 5 RES Right VI Right VI Left VII	D M ute. Attenual M ute. 0 ATTENUAL AT	ation. 0 = U tion. 1 = U n WATI 3 ttenua ute. 0 enuati ute. 0 = FION 3 uation. 0 = U ation. 0 = U r	The LSE nmuted, 1 The LSB muted, 1 ON 2 LSYA [4:0] tion. The = Unmuted on. The LSE nmuted, 1 The LSE nmuted, 1 The LSB nmuted, 1	3 represent the second of the	ted. nts -1.5 ed. 0 epresents = M uteo presents M uted. 0 eents -1.	7 RSYM s - 1.5 dB d. -1.5 dB, 7 RVDM 5 dB, 00	000 = +1 6 RI , 00000 00000 = 6 RI 000 = +1	12 dB ar 2 dB ar 5 = +12 d 5 = +12 d 5 = 12 dB ar	dB and the B and the	ange is + 3 he range e range ange is -	+12 dB 12 dB to 12 dB to 2 RSYA [4:: 9e is +12 of 2 RVDA [4:+12 dB to 12 dB to 14 dB to 15 dB to 16 dB to 17 dB to 18 dB	to -34.5 c 1	34.5 d 4.5 dB 0 dB.

RLA [4:0] Right LINE Attenuation. The LSB represents -1.5 dB, 00000 = +12 dB and the range is +12 dB to -34.5 dB.

RLM Right Line M ute. 0 = U nmuted, 1 = M uted.

LLA [4:0] Left LINE Attenuation. The LSB represents -1.5 dB, 00000 = +12 dB and the range is +12 dB to -34.5 dB.

-34-

LLM Left Line M ute. 0 = U nmuted, 1 = M uted.

[19] MIC/PHONE_IN GAIN/ATTENUATION 7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0														
M CM M 20	RES	4		Z CA [4:0]	1	- 0	/ PIM	<u>ь</u>	RES		PIA [1	RES
PIA [3:0] PIM M C A [4:0] M 20 M C M	PHONI PHONI Microp	_ E_IN M hone At	tenuatior ute. tenuation dB Gain	n. The L	SB rep	resents -	-1.5 dB	, 0000	0 dB a $0 = +1$	and the rar 2 dB and t dB gain s	nge is 0 dl he range	B to -45		
[20] ADC SO	URCE S	ELECT	AND A	DC PG	A							EFAU	LT = [6	0x0000]
7 6	5	4	3	2	1	0	7	6	5		3	2	1	0
LAGC	LAS [2:0]		LAG [3:0]		RAGC		RAS	[2:0]		RAG	[3:0]	
RAG [3:0] RAGC LAG [3:0]	and the Right A Left AD	range is utomati C Gain	0 dB to c Gain C	+22.5 dl ontrol (<i>I</i> ADC sou	B . A G C) ırce sel	Enable,	1 = E na	abled,	0 = D is	represents sabled. epresents				
LAGC		_	Gain Co			nable, 1	= E nak	led, 0	= D isa	bled.				
RAS [2:0] 000 001 010 011 100 101 110 111	ADC R R_LINI R_OUT R_CD R_SYN R_VID M ono N Reserve Reserve	TH Mix	ut Source	е			(AS [2 000 001 010 011 100 101 110		ADC Left L_LINE L_OUT L_CD L_SYNTI L_VID MIC PHONE_ R eserved	Н	ource		
N ote: W hen t	he AGC	is enable	ed, gain c	ontrol se	ettings	for the /	ADC PO	A are	e overrio	dden for al	l inputs.			
[32] CHIP (CONFIG	URATIO	ON									DEFAU	LT = [0x00F0]
7 6	5	4	3	2	1	0	7	6	5		3	2	1	0
WSE CDE	RES	CNP		RES	<u> </u>			CC)F [3:0		l ² SF1	[1:0]	l'SF(0 [1:0]
I ² SF0 [1:0] I ² SF1 [1:0] COF [3:0]	Clock C PCLK C	output F 0 = 256	11 Left requency	abled nt Justified Justified Justified J. Progra	ed d ammab re COI	ole clock = = 0:11	and PC			in is deter e of the Pr				ig formula Register,
CNP	Capture 0 = Cap	e not equ oture eq	ual to Pla	yback. back. Th	ne capt			is dete	ermined	by the pla	ayback sai	mple rat	e in SS	[02].
C D E W S E	the anal Sound S 0 = Sou	log C D System I IndBlast	attenuato	r inputs	to I ² S	(0) seria		to I ² S	(0), ma	aps Sound	Blaster C	D mixer	r contro	ls from
	N ote: W	-	SoundBla				ADC a	nd D <i>A</i>	C char	nnels will b	oe used so	lely for	convert	ing

REV. A -35-

7		RATION		-	•	-	_	-	4	_			_ = [0x0	
	6 5		3 2	1	0 10T	7	6	5 FM	4	3	2		1	0
DS1 DS	SO DIT	RES	ADR	I1T	101	CPI	PBI	FMI	11	101		DE	S [2:0]	
FS [2:0]	000—M a 001—I ² S	me Sync So aximum Fra 5(0) Sample 5(1) Sample	Rate	ne D S P I	Port Fra	me Syno	accord	ing to th	e follow	ing so	urce.			
	011—M u 100—So	usic Synthes und System und System	sizer Sample Playback Sa Capture Sa	ample R										
l	I ² S(0) D	ata Intercep	t. 0 = Disab	le, $1 = I$	ntercept	$I^{2}S(0)I$	o ata En	abled.						
I M I			t. 0 = Disab er Data Inte						usic D at	a Ena	abled.			
31	-		cept. $0 = Dis$											
PI			cept. 0 = Dis				ture D at	a Enable	ed.					
T	. ,		a. 0 = D isab	•										
T			a. 0 = D isab											
DR		-	ng "1" caus				•							
IT			ite to this bi											
S0 S1			us. $0 = last a$											
			us. 0 = last a	access m	uicates i	eau, 1 =	= 1dSL dCl	cess man	cates wi	ite.				
	SAMPLE R				•	_	_	_		_			= [0x5	
7 6	6 5		3 2	1	0	7	6	5	4	3	2		1	0
		4 SR [15:8]							F M S F	([7:0]			
M SR [15:0	D] F M usic	Sample Rat	e register. T	he samp	le rate c	an be pi	ogramn	ned from	4 kHz	to 27.	6 kHzi	n 1 he	ertz incr	em
													_ FO-48.4	
[35] I 'S(1)) SAMPLE	RATE									DEFA	ULI:	= LUXAI	C 44
) SAMPLE 6 5		3 2	1	0	7	6	5	4	3	DEFA 2		= [UXAU 1	C 4 4
	6 5		3 2	1	0	7	6	5			2		_	
7	6 5 S1 I I ² S(1) Sa	4 LSR [15:8] ample Rate	3 2 register. The	sample	rate can	be prog	gramme	d from 4	S1SR	3 [7:0]	2		1	0
7 6 ISR [15:0]	6 5 S1 I I ² S(1) Sa	4 ISR [15:8] ample Rate i ming this re	register. The	sample	rate can	be prog	gramme	d from 4	S1SR	3 [7:0]	2 <hzin< td=""><td>1 hertz</td><td>1</td><td>0 nent</td></hzin<>	1 hertz	1	0 nent
7 (6 5 S1 I I ² S(1) Sa Program SAMPLE 6 5	4 ISR [15:8] Immple Rate I Iming this re RATE 4	register. The	sample	rate can	be prog	gramme	d from 4	S1SR kHz to 4	3 [7:0] 55.2 l	2 <hzin< td=""><td>1 herta</td><td>1 z incren</td><td>0 nen</td></hzin<>	1 herta	1 z incren	0 nen
7 (6 5 S1 I I ² S(1) Sa Program SAMPLE 6 5	4 ISR [15:8] Imple Rate Iming this re	register. The	sample effect u	rate can Inless I ² S	be prog SF1 [1:0	grammed] is enal	d from 4 bled.	S1SR kHz to	3 [7:0] 55.2 l	2 <hz defa<="" in="" td=""><td>1 herta</td><td>z incren</td><td>nen</td></hz>	1 herta	z incren	nen
7 (9) LSR [15:0] [36] I ² S(0) 7 (9) DSR [15:0]	6 5 S1 I ² S(1) Sa Program SAMPLE 6 5 S0 I ² S(0) Sa Program	4 SR [15:8] ample Rate ming this re RATE 4 DSR [15:8]	register. The	e sample o effect u 1 e sample	rate can unless I ² S 0 rate can	be prog	grammed grammed	d from 4 oled.	S1SR kHz to 4 S0SR	3 [7:0] 55.2 3 [7:0]	2 KH z in DEFA 2 z in 1 h	1 hertz	z incren = [OxA 1	0 nen 0 0
7 (9) LSR [15:0] [36] I ² S(0) 7 (9) DSR [15:0]	6 5 S1 I ² S(1) Sa Program SAMPLE 6 5 S0 I ² S(0) Sa Program	4 ASR [15:8] Ample Rate ming this re RATE 4 DSR [15:8] Ample Rate ming this region of the series of	register. The gister has no 3 2 register. The ster has no e	e sample o effect u 1 e sample effect un	rate can unless I ² S 0 rate can less I ² SF	be prog F1 [1:0 7 be progr 0 [1:0]	grammed of ammed is enable	d from 4 bled. 5 from 4 k	S1SR kHz to 4 S0SR Hz to 55	3 [7:0] 55.2 l 3 [7:0] 6.2 kH	2 CH z in DEFA 2 z in 1 h	1 hertz	1 z incren = [0 x A 1 ncremen	0 nen \C4 0 nts.
7 (9) LSR [15:0] [36] I ² S(0) 7 (9) DSR [15:0]	6 5 S1 I ² S(1) Sa Program SAMPLE 6 5 I ² S(0) Sa Program ERVED 6 5	4 LSR [15:8] ample Rate ming this re RATE 4 DSR [15:8] ample Rate ming this region	register. The gister has no 3 2	e sample o effect u 1 e sample	rate can unless I ² S 0 rate can	be prog	grammed grammed	d from 4 oled.	S1SR kHz to 4 S0SR Hz to 55	3 [7:0] 55.2 3 [7:0]	2 KH z in DEFA 2 z in 1 h	1 hertz	z incren = [OxA 1	nen 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
7 (9) 1SR [15:0] [36] 1 ² S(0) 7 (9) 0SR [15:0]	6 5 S1 I ² S(1) Sa Program SAMPLE 6 5 S0 I ² S(0) Sa Program	4 LSR [15:8] ample Rate ming this re RATE 4 DSR [15:8] ample Rate ming this region	register. The gister has no 3 2 register. The ster has no e	e sample o effect u 1 e sample effect un	rate can unless I ² S 0 rate can less I ² SF	be prog F1 [1:0 7 be progr 0 [1:0]	grammed of ammed is enable	d from 4 bled. 5 from 4 k	S1SR kHz to 4 S0SR Hz to 55	3 [7:0] 55.2 l 3 [7:0] 6.2 kH	2 CH z in DEFA 2 z in 1 h	1 hertz	1 z incren = [0 x A 1 ncremen	0 nen 0 nts.
7 (9) 1SR [15:0] 1SR [15:0] 7 (9) 0SR [15:0] 7 (9)	6 5 S1 I ² S(1) Sa Program SAMPLE 6 5 SC I ² S(0) Sa Program ERVED 6 5 RES	4 LSR [15:8] ample Rate aming this re RATE 4 DSR [15:8] ample Rate	register. The gister has no a gister. The ster has no a gister. The ster has no a gister.	e sample o effect u 1 e sample effect un	rate can unless I ² S 0 rate can less I ² SF	be prog F1 [1:0 7 be progr 0 [1:0]	grammed of ammed is enable	d from 4 bled. 5 from 4 k	S1SR kHz to 4 S0SR Hz to 55	3 [7:0] 55.2 l 3 [7:0] 6.2 kH	2 CH z in DEFA 2 z in 1 h	1 hertz	1 z incren = [OxA 1 ncremen Γ = [Oxα 1	0 nen 0 nts.
7 (9) LSR [15:0] [36] I ² S(0) 7 (9) DSR [15:0] [37] RESI 7 (9)	6 5 S1 I ² S(1) Sa Program SAMPLE 6 5 I ² S(0) Sa Program ERVED 6 5	4 ISR [15:8] Imple Rate in ming this reference in the second in the seco	register. The gister has no a gister. The ster has no a gister. The ster has no a gister.	e sample o effect u 1 e sample effect un	rate can unless I ² S 0 rate can less I ² SF	be prog F1 [1:0 7 be progr 0 [1:0]	grammed of ammed is enable	d from 4 bled. 5 from 4 k	S1SR kHz to 4 S0SR Hz to 55	3 [7:0] 55.2 l 3 [7:0] 6.2 kH	2 CH z in DEFA 2 z in 1 h	1 hertz	1 z incren = [0 x A 1 ncremen	0 nen 0 0 0 0 0 0
7 (9) ISR [15:0] [36] I ² S(0) 7 (9) OSR [15:0] [37] RESI 7 (9)	6 5 S1 I ² S(1) Sa Program SAMPLE 6 5 S0 I ² S(0) Sa Program ERVED 6 5 RES	4 LSR [15:8] ample Rate ming this re RATE 4 DSR [15:8] ample Rate ming this region 4 BLE CLOC 4	register. The gister has no a 2 register. The ster has no a 2	e sample o effect u 1 e sample effect un 1	rate can Inless I ² 0 rate can less I ² SF	be prog F1 [1:0 7 be progr 0 [1:0]	grammed i] is enal 6 ammed is enable 6	from 4 ked.	S1SR kHz to 4 S0SR Hz to 55 4 RES	3 [7:0] 55.2 l 3 [7:0] 6.2 kH	2 CH z in DEFA 2 z in 1 h DEFA	1 hertz	1 z incren = [0xA 1 ncreme T = [0xA 1	0 nen 0 nts.
7 (15:0] [36] I ² S(0) 7 (15:0] [37] RESI 7 (15:0] [38] PRO 7 (15:0]	6 5 S1 I ² S(1) Sa Program SAMPLE 6 5 SC Program Program Program 6 5 RES Program 6 5 Program 6 5 Program 6 5	4 LSR [15:8] ample Rate aming this recovered among this region of the second among the second among this region of the second among	register. The gister has no a 2 register. The ster has no a 2	e sample o effect u sample effect un 1 ister. Tr	rate can unless I ² S 0 rate can less I ² SF 0	be progr F1 [1:0 7 be progr 0 [1:0] 7	grammed is enable 6 6 6 6 6 be progoits in SS	from 4 ked. 5 from 4 ked. 5	S1SR kHz to 4 S0SR Hz to 55 4 RES 4 PCR from 2!	3 [7:0] 55.2 kH 3 [7:0] 5.2 kH 3 [7:0] 5 kH z	2 CH z in DEFA 2 z in 1 h DEFA 2 to 50 k	1 hertz	1 z incren = [0 x A 1 ncremen Γ = [0 x A 1 l hertz	0 nen 0 nts.
7 (6) ISR [15:0] [36] I ² S(0) 7 (7) OSR [15:0] [37] RESI 7 (7) CR [15:0]	6 5 S1 I ² S(1) Sa Program SAMPLE 6 5 Fogram Program FRVED 6 5 RES RES Program 6 5 RES	4 ISR [15:8] Imple Rate ming this remains this remains this region of the second secon	register. The gister has no expression of the gister has no ex	e sample for effect un sample fect un 1 ister. The ly valid of the for determine the fect of the for determine the fect of	rate can unless I ² S 0 rate can less I ² SF 0	be programmer of the value of the value of the programmer of the value	grammed is enable 6 6 6 6 6 be progoits in SS	from 4 ked. 5 from 4 ked. 5	S1SR kHz to 4 S0SR Hz to 55 4 RES 4 PCR from 2!	3 [7:0] 55.2 kH 3 [7:0] 5.2 kH 3 [7:0] 5 kH z	Z CH z in DEFA 2 z in 1 h DEFA 2 to 50 k nultiplice	1 hertz AULT nertz in AULT AULT AULT AULT AULT AULT AULT	z incren = [OxA 1 ncremen 1 = [OxA 1 1 hertz or. PCL	0 nen 0 nts.
7 (6) LSR [15:0] [36] I ² S(0) 7 (6) DSR [15:0] [37] RESI 7 (6) CR [15:0]	6 5 S1 I ² S(1) Sa Program SAMPLE 6 5 SC Program Program Program 6 5 RES Program 6 5 Program 6 5 Program 6 5	ample Rate aming this remains this remains the remains	register. The gister has no expression of the gister has no ex	e sample for effect un sample fect un 1 ister. The ly valid of the for determine the fect of the for determine the fect of	rate can unless I ² S 0 rate can less I ² SF 0	be programmer of the value of the value of the programmer of the value	grammed is enable 6 6 6 6 6 be progoits in SS	from 4 ked. 5 from 4 ked. 5 grammed 5 [32] ar F.	S1SR kHz to 4 S0SR Hz to 55 4 RES 4 PCR from 2!	3 [7:0] 55.2 kH 3 [7:0] 5.2 kH 3 [7:0] 5 kH z	Z CH z in DEFA 2 z in 1 h DEFA 2 to 50 k nultiplice	1 hertz AULT nertz in AULT AULT AULT AH z in er factor	1 z incren = [0 x A 1 ncremen Γ = [0 x A 1 l hertz	0 nen 0 nts.
7 (6) ISR [15:0] [36] I ² S(0) 7 (6) DSR [15:0] [37] RES(7) [38] PRO(7) CR [15:0]	5 S1 I ² S(1) Sa Program SAMPLE 5 SC Program ERVED 6 5 RES OGRAMMA 5 P	ample Rate aming this remains this remains the remains	register. The gister has no experience of the gister has no ex	sample sa	rate can unless I ² S 0 rate can less I ² SF 0 0 the clock in the control of the charming can be control of the control o	be progr 7 be progr 0 [1:0] 7 7 rate can e C O F k the valu	grammed is enable 6 6 6 6 be progoits in SS e of CO 6	from 4 ked. 5 from 4 ked. 5	S1SR kHz to 4 S0SR Hz to 55 4 RES 4 PCR from 2! e set for	3 [7:0] 55.2 kH 3 [7:0] 5.2 kH 3 [7:0] 5 kH z the n	Z CH z in DEFA 2 DEFA 2 to 50 k nultiplic	1 hertz AULT nertz in AULT AULT AULT AULT AULT AULT	1 z incren = [0xA 1 ncremen 1 = [0xA 1 1 hertz or. PCL T = [0x	0 nements. 0000 0 C4 0

-36-

POM PHONE-OUT M ute. 0 = U nmuted. 1 = M uted.

3D D [3:0] 3D D epth Phat Stereo Enhancement Control. The LSB represents 6 2/3% phase expansion, 0000 = 0% and

the range is 0% to 100%.

3D D epth M ute. Writing a "1" to this bit has the same affect as writing 0s to 3D D [3:0] bits, and causes

the Phat 3D Stereo Enhancement to be turned off. 0 = Phat Stereo is on, 1 = Phat Stereo is off.

[40] RESERVED

7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0

RES

RES

RES

 (41) HARDWARE VOLUME BUTTON MODIFIER
 DEFAULT = [0xXX1B]

 7
 6
 5
 4
 3
 2
 1
 0
 7
 6
 5
 4
 3
 2
 1
 0

 RES
 VM U VUP VDN
 BM [4:0]

BM [4:0] Button Modifier
VDM Volume Down
VU P Volume U p
VM U Volume M ute

This register contains a M aster Volume attenuation offset, which can be incremented or decremented via the H ardware Volume Pins. This register is summed with the M aster Volume attenuation to produce the actual M aster Volume DAC attenuation. A momentary grounding of greater than 50 ms on the $\overline{VOL_UP}$ pin will cause a decrement (decrease in Attenuation) in this register. Holding the pin LO for greater than 200 ms will cause an auto-decrement every 200 ms. This is also true for a momentary grounding of the $\overline{VOL_DN}$ pin. A momentary grounding of both the $\overline{VOL_UP}$ and $\overline{VOL_DN}$ causes a mute and no increment or decrement to occur.

When M uted, an unmute is possible by a momentary grounding of both the $\overline{VOL_UP}$ and $\overline{VOL_DN}$ pins together, a momentary grounding of $\overline{VOL_UP}$ (this also causes a volume increase), a momentary grounding of $\overline{VOL_DN}$ (this also causes a volume decrease) or a write of "0" to the VI bit in SS [BASE+1].

| Columbia | Columbia

M B OR [15:0] This register is used to send data and control information to and from the D SP.

 (43) DSP MAILBOX 1
 DEFAULT = [0x0000]

 7
 6
 5
 4
 3
 2
 1
 0
 7
 6
 5
 4
 3
 2
 1
 0

 M B1R [15:8]
 M B1R [7:0]

M B1R [15:0] This register is used to send data and control information to and from the D SP.

[44] POWERDOWN AND TIMER CONTROL DEFAULT = [0x0000]0 7 6 5 4 3 PIW CPD RES PIR PAA PDA PDP PTB 3D PD3D GPSP RES DΜ RES

The AD 1816A supports a timeout mechanism used in conjunction with the Timer Base Count and Timer Current Count registers to generate a power-down interrupt. This interrupt allows software to power down the entire chip by setting the CPD bit. This power-down control feature lets users program a time interval from 1 ms to approximately 1.8 hours in 1 ms increments. Five power-down count reload enable bits are used to reload the Timer Current Count from the Timer Base Count when activity is seen on that particular channel.

Programming Example: Generate Interrupt if No ISA Reads or Writes occur within 15 M inutes.

- 1) Write [SSBASE+0] with 0x0C; Write Indirect address for TIMER BASE COUNT "register 12"
- 2) Write [SSBASE+2] with 0x28 ; Write TIM ER BASE COUNT with (15 min \times 60 sec/min \times 100 ms) = 0x2328; N ote: PT B = 1, timer decrements every 100 ms
- 3) Write [SSBASE+3] with 0x23; Write High byte of TIM ER BASE COUNT
- 4) Write [SSBASE+0] with 0x2C; Write Indirect address for POWER-DOWN and TIMER CONTROL register
- 5) Write [SSBASE+2] with 0x00; Write Low byte of POWER-DOWN and TIMER CONTROL register
- 6) Write [SSBASE+3] with 0x31; Set Enable bits for PIW and PIR
- 7) Write [SSBASE+0] with 0x01; Write Indirect address for INTERRUPT CONFIG register
- 8) Write [SSBASE+2] with 0x82; Set the TE (Timer Enable) bit
- 9) Write [SSBASE+3] with 0x20; Set the TIE (Timer Interrupt Enable) bit

- DM DAC Mute. This bit mutes the digital DAC output entering the analog mixer.
- GPSP Game Port Speed Select. Selects the operating speed of the game port.
 - 0 Slow Game Port
 - 1 Fast Game Port
- PD3D Power-Down 3D. Turns off internal Phat Stereo circuitry.
 -) On
 - 1 Off
- 3D Analog M ixer Bypass. Allows the analog output of the D/A converters to bypass the Phat Stereo Circuit. Enables ultimate flexibility for mixing and any combination of 3D enhanced analog signals or non-3D enhanced signals with the DAC output.
 - 0 3D Phat Stereo Enabled for DAC Output
 - 1 3D Phat Stereo Bypassed for DAC Output
- PTB Power-Down Time Base. $1 = \text{timer set to } 100 \text{ ms}, 0 = \text{timer set to } 10 \mu \text{s}.$
- PDP Power-down count reload on DSP Port enabled; "1" = Reload count if DSP Port enabled. DSP Port is enabled when Slot 0 of SDI of the DSP Serial Port Input is Alive (Bit 7 = 1).
- PDA Power-down count reload on Digital Activity; "1" = Reload count on Digital Activity. Digital Activity is defined as any activity on (I^2SO , I^2SI , FM or PLAYBACK).
- PAA Power-down count reload on Analog Activity; "1" = Reload count on Analog Activity. Analog Activity is defined as any analog input unmuted (LINE, CD, SYNTH, MIC, PHONE IN) or MASTER VOLUME unmuting.
- PIR Power-down count reload on ISA Read; "1" = Reload count on ISA read. ISA Read is defined as a read from any active logical device inside the AD 1816A.
- PIW Power-down count reload on ISA Write; "1" = Reload count on ISA write. ISA Write defined as a write to any active logical device inside the AD 1816A.
- CPD Chip Power-down
 - 1 Power-Down;
 - 0 Power-Up

For Power-up, software should poll the [SSBASE+0] CRY bit for "1" before writing or reading any logical device.

[45] V	ERSIO	NID									DEFAULT =				= [0xXXXX]
7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
	VER [15:8]									\	/ER [7:0]			
[46] R	[46] RESERVED											I	DEFAU	LT = [0	x0000]
7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	Ω
	Ü	7	-	J	_	-	•	•	v	-		_	_	-	v

T est register. Should never be written or read under normal operation.

SB Pro; AdLib Registers

The AD1816A contains sets of ISA Bus registers (ports) that correspond to those used by the SoundBlaster Pro audio card from C reative L abs and the AdLib audio card from AdLib Multimedia. Table IX lists the ISA Bus SoundBlaster Pro registers. Table X lists the ISA Bus AdLib registers. Because the AdLib registers are a subset of those in the SoundBlaster card, you can find complete information on using both of these registers in the Developer Kit for SoundBlaster Series, 2nd ed. © 1993, C reative L abs, Inc., 1901 M cC arthy Blvd., Milpitas, CA 95035.

Table IX. SoundBlaster Pro ISA Bus Registers

Register Name	ISA Bus Address
M usic0: Address (w), Status (r)	(SB Base) Relocatable in range 0x100 - 0x3F0
M usic0: D ata (w)	(SB Base+1)
M usic1: Address (w)	(SB Base+2)
M usic1: D ata (w)	(SB Base+3)
Mixer Address (w)	(SB Base+4)
M ixer D ata (w)	(SB Base+5)
Reset (w)	(SB Base+6)
M usic0: Address (w)	(SB Base+8)
M usic0: D ata (w)	(SB Base+9)
Input Data (r)	(SB Base+A)
Status (r), Output Data (w)	(SB Base+C)
Status (r)	(SB Base+E)

-38- REV. A

Table X. AdLib ISA Bus Registers

Register Name	ISA Bus Address
M usic0: Address (w), Status (r) M usic0: D ata (w)	(AdLib Base) Relocatable in range 0x100 - 0x3F8 (AdLib Base+1)
M usic1: Address (w) M usic1: D ata (w)	(AdLib Base+2) (AdLib Base+3)

MPU-401 Registers

The AD1816A contains a set of ISA Bus registers (ports) that correspond to those used by the ISA bus MIDI audio interface cards. Table XI lists the ISA Bus MIDI registers. These registers support commands and data transfers described in MIDI 1.0 Detailed Specification and Standard MIDI Files 1.0, © 1994, MIDI M anufacturers Association, PO Box 3173 La Habra, CA 90632-3173.

Table XI. MPU-401 ISA Bus Registers

Register Name	Address
MIDI Data (r/w)	(MIDI Base) Relocatable in range 0x100 to 0x3FE
MIDI Status (r), Command (w)	(MIDI Base+1)

0x(MIDI Base+1)

	BIT	7	6	5	4	3	2	1	0	
	STATE	1	0	0	0	0	0	0	0	
Γ	NAME	DRR	DSR		RESERVED					

DSR (R)	D ata Send Ready. When read, this bit indicates that you can (0) or cannot (1) write to the MIDI D ata register. (Full = 1, Empty = 0)
DRR (R)	D ata Receive Ready. When read, this bit indicates that you can (0) or cannot (1) read from the MIDI D ata register. (Unreadable = 1, Readable = 0)

CMD [7:0] (W) MIDI Command. Write MPU-401 commands to bits [7:0] of this register.

NOTES

The AD1816A supports only the M PU-401 0xFF (reset) and 0x3F (UART) commands. The controller powers setup for Smart mode, but must be put in pass-through mode. To start MIDI operations, send a reset command (0xFF) and then send a UART mode command (0x3F). The M PU-401 data register contains an acknowledge byte (0xFE) after each command transfer unless it is in UART mode..

All commands return an ACK byte in "smart" mode.

Status commands (0xAx) return ACK and a data byte; all other commands return ACK.

All commands except reset (0xFF) are ignored in UART mode. No ACK bytes are returned.

Game Port Registers

The AD1816A contains a Game Port ISA Bus Register that is compatible with the IBM joystick standard.

Table XII. Game Port ISA Bus Registers

Register Name	Address
Game Port I/O	(Game Port Base+0 to Game Port Base+7) Relocatable in the range 0x100 to 0x3F8

REV. A -39-

[&]quot;Smart" mode data transfers are not supported.

APPENDIX A

PLUG AND PLAY INTERNAL ROM

Note: All addresses are depicted in hexadecimal notation.

Vendor ID: ADS7181 Serial Number: FFFFFFF

Checksum: 2F

PNP Version: 1.0, vendor version: 20 ASCII string: "Analog D evices AD 1816A"

Logical Device ID: ADS7180

not a boot device, implements PNP register(s) 31

Start dependent function, best config

IRQ: channel(s) 5 7

type(s) active-high, edge-triggered

DMA: channel(s) 1

Type F, count-by-byte, nonbus-mastering, 8-bit only

DMA: channel(s) 013

Type F, count-by-byte, nonbus-mastering, 8-bit only I/O: 16-bit decode, range [0220,0240] mod 20, length 10

I/O: 16-bit decode, range [0388,0388] mod 08, length 04

I/O: 16-bit decode, range [0500,0560] mod 10, length 10

Start dependent function, acceptable config

IRQ: channel(s) 5 7 10

type(s) active-high, edge-triggered

DMA: channel(s) 0 1 3

Type F, count-by-byte, nonbus-mastering, 8-bit only

DMA: channel(s) 0 1 3

Type F, count-by-byte, nonbus-mastering, 8-bit only I/O: 16-bit decode, range [0220,0240] mod 20, length 10

I/O: 16-bit decode, range [0328,0388] mod 08, length 04

I/O: 16-bit decode, range [0500,0560] mod 10, length 10

Start dependent function, acceptable config

IRQ: channel(s) 5 7 9 10 11 15

type(s) active-high, edge-triggered

DMA: channel(s) 0 1 3

Type F, count-by-byte, nonbus-mastering, 8-bit only

D M A: channel(s) 0 1 3

Type F, count-by-byte, nonbus-mastering, 8-bit only I/O: 16-bit decode, range [0220,02E0] mod 20, length 10

I/O: 16-bit decode, range [0388,03B8] mod 08, length 04

I/O: 16-bit decode, range [0500,0560] mod 10, length 10

Start dependent function, suboptimal config

IRQ: channel(s) 5 7 9 10 11 15

type(s) active-high, edge-triggered

DMA: channel(s) 0 1 3

Type F, count-by-byte, nonbus-mastering, 8-bit only

DMA: NULL

I/O: 16-bit decode, range [0220,02E0] mod 20, length 10 I/O: 16-bit decode, range [0388,03B8] mod 08, length 04

I/O: 16-bit decode, range [0500,0560] mod 10, length 10

End all dependent functions Logical Device ID: ADS7181

not a boot device, implements PNP register(s) 31

Compatible Device ID: PN PB 006 Start dependent function, best config

IRQ: channel(s) 5 7 9 11

type(s) active-high, edge-triggered

I/O: 16-bit decode, range [0300,0330] mod 30, length 02

Start dependent function, acceptable config

IRQ: channel(s) 5 7 9 10 11 15

type(s) active-high, edge-triggered

I/O: 16-bit decode, range [0300,0420] mod 30, length 02

End all dependent functions

Logical Device ID: ADS7182

not a boot device, implements PNP register(s) 31

Compatible Device ID : PN PB02F

Start dependent function, best config

I/O: 16-bit decode, range [0200,0200] mod 08, length 08

Start dependent function, acceptable config

I/O: 16-bit decode, range [0200,0208] mod 08, length 08

End all dependent functions

Fnd:

-40- REV. A

PLUG AND PLAY KEY AND "ALTERNATE KEY" SEQUENCES

One additional feature of the AD 1816A is an alternate programming method used, for example, if a BIOS wants to assume control of the AD 1816A and present DEVNODES to the OS (rather than having the device participate in Plug and Play enumeration). The following technique may be used.

Instead of the normal 32 byte Plug and Play key sequence, an alternate 126 byte key is used. After the 126 byte key, the AD 1816A device will transition to the Plug and Play "sleep" state. It can then be programmed as usual using the standard Plug and Play ports. After programming, the AD 1816A should be sent to the Plug and Play "WFK" (wait for key) state. Once the AD 1816A has seen the alternate key, it will no longer parse for the Plug and Play key (and therefore never participate in Plug and Play enumeration). It can be reprogrammed by reissuing the alternate key again.

Both the Plug and Play key and the alternate key are sequences of writes to the Plug and Play address register, 0x279. Below are the ISA data values of both keys.

This is the standard Plug and Play seguence:

6a b0	b5 58	da 2c	ed 16	f6 8b	fb 45	7d a2	be d1	df e8	6f 74	37 3a	1b 9d	0d ce	86 e7	c3 73	61 39
T his f[n+1				ernate ko `(f[n] >>				function: = 0x01							
01	40	20	10	08	04	02	41	60	30	18	0c	06	43	21	50
28	14	0a	45	62	71	78	3c	1e	4f	27	13	09	44	22	51
68	34	1 a	4d	66	73	39	5c	2e	57	2b	15	4a	65	72	79
7c	3e	5f	2f	17	0b	05	42	61	70	38	1c	0e	47	23	11
48	24	12	49	64	32	59	6c	36	5b	2d	56	6b	35	5a	6d
76	7b	3d	5e	6f	37	1b	0d	46	63	31	58	2c	16	4b	25
52	69	74	3a	5d	6e	77	3b	1d	4e	67	33	19	4c	26	53
29	54	2a	55	6a	75	7a	7d	7e	7f	3f	1f	0f	07		

REV. A -41-

AD 1816 AND AD 1816A COMPATIBILITY

The AD1816 and AD1816A are pin for pin and functionally compatible. The AD1816A may be dropped directly into an existing AD1816 design. However, the AD1816A has greater pin assignment flexibility to accommodate a wider range of applications and for controlling extra logical devices such as a modem chip set or an Enhanced IDE controller. Pin assignments are controlled by the external EEPROM. Consequently, the optional EEPROM must be reprogrammed to configure the AD1816A.

USING AN EEPROM WITH THE AD 1816 OR AD 1816A

The AD1816 and AD1816A support an optional Plug and Play resource ROM. If present, the ROM must be a two-wire serial device (e.g. Xicor X 24C 02) and the clock and data lines should be wired to EE_CLK and EE_DATA pins; pull-up resistors are required on both signals. The EEPROM's A2 and A1 pins (also A0 for 256-byte EEPROM s) must all be tied to ground. The write control pin (WC*) must be tied to power if you wish to program the EEPROM in place; otherwise, we recommend tying it to ground to prevent accidental writes.

The EEPROM interface logic examines the state of the EE_CLK pin shortly after RESET is deasserted and whenever the Plug and Play reset register (02h) is written with a value X such that ([X & 1] \neq 0). If an EEPROM is connected, EE_CLK is pulled high and the EEPROM logic attempts to read the first ROM byte (page 0, byte 0). If EE_CLK is tied low, the internal ROM is used; in this case EE_DATA is used to set the state of VOL_EN, and should also be tied high or low. EE_CLK is not used as an input at any other time.

The initial part of the ROM is not part of the Plug and Play resource data. It consists of a number of flags that enable optional functionality. The number of flag bytes and the purpose of each bit depend on whether an AD 1816 or an AD 1816A is being used.

AD 1816 FLAG BYTE

The AD 1816 has a single flag byte that is used as shown below:

7	6	5	4	3	2	1	0
1	0	0	XTRA_SIZE VOL_SEL	VOL_EN	XTRA_IRQ	XTRA_EN	MODEM_EN

MODEM EN

Program to one to enable the modem logical device. This logical device has an I/O range and an IRQ. The I/O range has the following requirements:

- Length of eight bytes
- Alignment of eight bytes
- 16-bit address decode

Program to zero to enable I²S Port 1.

XTRA_EN

Program to one to enable the XTRA logical device. This logical device has an I/O range, an optional IRQ, and an optional DMA. The I/O range has the following requirements:

- Length of eight bytes or 16 bytes, selectable by XTRA SIZE
- Alignment of eight bytes or 16 bytes, matches length
- 16-bit address decode

Program to zero to enable the DSP serial port.

XTRA_IRQ

Program to one to include an IRQ in the XTRA logical device. When enabled, the IRQ level and type are programmed through PnP registers 0x70 and 0x71. (Note: For the 1816, the IRQ type is hard coded and rising edge triggered.)

VOL_EN

Program to one to enable hardware volume control.

XTRA_SIZE/ VOL SEL The function of this bit depends on XTRA_EN. If XTRA_EN is one, this bit selects the size of the XTRA device's I/O range. Program to one to make the XTRA logical device I/O length 16 bytes. Program to zero to set the XTRA logical device I/O length to eight bytes. The alignment specified in the resource data must be an integer multiple of the length. If XTRA_EN is zero (and VOL_EN is one), then this bit selects the location of the hardware volume control pins. Program to zero to replace I²SO with the volume control pins; program to one to replace the SPORT.

The three M SBs in the first byte of the AD 1816 EEPROM are used to verify that the EEPROM data is valid. The bits are compared to the values shown; if a mismatch is found, then the EEPROM will be ignored. The internal ROM will be used to perform PnP enumeration, and the MODEM and XTRA logical devices will not be available. Hardware volume will be enabled on the I²SO port. The SPORT is disabled.

USING THE AD1816 WITHOUT AN EEPROM

If the EEPROM is absent (EE CLK pin = GND), the flags are set as shown below:

MODEM EN = XTRA EN = XTRA IRQ = VOL SEL = 0

 $VOL_EN = EE_DATA pin$

AD 1816A FLAG BYTES

The AD 1816A has four flag bytes that are used as shown below:

(*) AD 1816-compatible setting.

Byte 0

7	6	5	4	3	2	1	0
1	0	0	XTRA_HV	I2SO_HV	SUPER_EN	XTRA_EN	M O D E M _ E N

MODEM_EN Program to one to enable the modem logical device. This logical device has an I/O range and an IRQ.

The I/O range has the following requirements:

- Length of eight bytes

- Alignment of eight bytes

- 16-bit address decode

Program to zero to enable I²S Port 1 (SUPER_EN and IRQ_EN must also be zero).

YTRA_EN Program to one to enable the XTRA logical device. This logical device has an I/O range, an optional IRQ, and an optional DMA. The I/O range has the following requirements:

- Length of 1 to 16 bytes, selectable by XTRASZ0[3:0]

- Alignment of 1 to 16 bytes, matches length

- 16-bit address decode

A second I/O range is available (see XTRA_CS). Program to zero to enable the DSP serial port (XTRA_HV must also be zero).

SUPER EN

Program to one to merge the XTRA and modem logical devices. If this bit is set to one, XTRA_EN and IRQ_EN must be set to one and MODEM_EN must be set to zero. The combined device has up to two I/O ranges, two IRQs and one DMA. The two I/O ranges are both taken from the XTRA device; the modem I/O range is disabled. The first IRQ is the XTRA device IRQ, the second is the modem IRQ. Program to zero for distinct modem and XTRA devices. (*)

X I RA devices. (*

I²S0 HV Program to one to enable hardware volume inputs on the I²S port 0 pins.

XTRA_HV

Program to one to enable hardware volume inputs on the DSP serial port pins. Do not enable both XTRA_HV and I²S0 HV. Program to zero to enable the XTRA device DMA or the DSP serial port.

The three M SBs in the first byte of the AD 1816A EEPROM are used to verify that the EEPROM data is valid. The bits are compared to the values shown; if a mismatch is found, the EEPROM will be ignored. The internal ROM will be used to perform PnP enumeration, and the MODEM and XTRA logical devices will not be available. Hardware volume will be enabled on the I²SO port. The SPORT is disabled.

Byte 1

7 6	5	4	3	2	1	0
RESERVED		0	0	RSTB_EN	IRQSEL3_9	IRQSEL12_13

IRQSEL12 13 Program to one to enable IRQ 13.

Program to zero to enable IRQ 12.

IRQ EN must be one and MODEM EN must be zero, or this bit has no effect.

IRQSEL3 9 Program to one to enable IRQ 9.

Program to zero to enable IRQ 3. (*)

MODEM_EN or IRQ_EN must be one, or this bit has no effect.

RST B_EN Program to one to enable an active-low RESET output on the XCTRLO pin.

Program to zero to enable XCTRL0/PCLKO. (*)

REV. A -43-

Byte 2

	7	6	5	4	3	2	1	0
IRQ	SEL4_9_11	IRQSEL9_14	IRQSEL11_15	IRQSEL4_10		XTRAS	SZ0[3:0]	

XTRASZ0[3:0] Sets the XTRA device I/O range 0 length. The XTRASZ0 bits set the length of the first XTRA device I/O range as follows:

XTRASZ0	I/O Range Length
0000	16
1000	8
1100	4
1110	2
1111	1

All other combinations should be avoided.

IRQSEL4_10 Program to one to enable IRQ 10. (*, if M O D E M _EN is zero)

Program to zero to enable IRQ 4. (*, if M ODEM EN is one)

IRQSEL11_15 Program to one to enable IRQ 15. (*)

Program to zero to enable IRQ 11.

IRQSEL9_14 Program to one to enable IRQ 14.

Program to zero to enable IRQ 9. (*)

IRQSEL4_9_11 Program to one to enable IRQ 11. (*)

Program to zero to enable IRQ 4 (if M ODEM_EN is one) or IRQ 9 (if M ODEM_EN is zero).

Byte 3

7	6	5	4	3	2	1	0	
	XTRAS	SZ1[3:0]		XTRA_CS	IRQ_EN	MIRQINV	XIRQINV	

XIRQINV Program to one to make LD IRQ active-low.

Program to zero to make LD IRQ active-high. (*)

MIRQINV Program to one to make MDM_IRQ active-low.

Program to zero to make M D M IRQ active-high. (*)

IRQ_EN Program to one to enable additional IRQ options on the ISA bus. If MODEM_EN is zero, then two IRQs are

added; if MODEM EN is one, this bit is ignored. Program to zero to enable 125 port 1 (SUPER EN and

MODEM EN must also be zero). (*)

XTRA_CS Program to one to enable a second I/O range for the XTRA or SUPER logical devices. It is identical to

the first I/O range, except its size is controlled by XTRASZ1[3:0]. Program to zero to enable the XCTR1/

RING_IN pin. (*) Always considered to be zero if XTRA_EN is zero.

XTRASZ1[3:0] Sets the XTRA device I/O range one length. The XTRASZ1 bits set the length of the second XTRA device I/O range as follows:

-44-

XTRASZ1	I/O Range Length
0000	16
1000	8
1100	4
1110	2
1111	1

All other combinations should be avoided.

USING THE AD1816A WITHOUT AN EEPROM

If the EEPROM is absent (EE CLK pin = GND), then the flags are set as shown below:

MODEM EN = XTRA EN = SUPER EN = XTRA_HV = RSTB_EN = IRQ_EN = 0

IRQSEL9 14 = MIRQINV = XIRQINV = 0

IRQSEL4 10 = IRQSEL11 15 = IRQSEL4 9 11 = 1

 $I^2SO HV = EE DATA pin$

MAPPING THE AD 1816 EEPROM INTO THE AD 1816A EEPROM

The equations below map AD 1816 flags onto AD 1816A flags:

MODEM EN = MODEM EN $XTRA E \overline{N} = XTRA E N$ SUPER EN = 0 $I^2SO HV = VOL EN * \overline{VOL SEL}$ XTRA HV = VOL EN * VOL SEL IRQSEL12 13 = X (don't care)IRQSEL3 9 = 0RSTB EN = 0 $XTRASZ0[3] = \overline{XTRA} \overline{SIZE}$ XTRASZ0[2:0] = 000 $IRQSEL4_10 = \overline{MODEM_EN}$ $IRQSEL1\overline{1}_{1}15 = 1$ IRQSEL9 $\overline{14} = 0$ IRQSEL4 9 11 = 1 XIRQINV = 0MIRQINV = 0 $IRQ_EN = 0$ XTRACS=0

XTRASZ1[3:0] = XXXX (don't care)

PIN MUXING IN THE AD 1816 AND AD 1816A

Some AD 1816 and AD 1816A options are mutually exclusive because there are a limited number of pins on the device to support them all. The tables below map functions to pin, and show how the flags must be set to assign functions to pins. For each pin, the first function listed is the default; that function is used if the EEPROM is absent or invalid.

Table XIII. AD 1816 Pin Muxing

99	I ² S0_DATA VOL_UP	ı	$\overline{\text{VOL}_{\text{EN}}} + (\overline{\text{XTRA}_{\text{EN}}} * \text{VOL SEL})$
100			VOL_EN + (AIRA_EN " VOL SEL)
100	101_01	1	VOL_EN * (XTRA_EN + VOL_SEL)
	I ² S0 LRCLK	1	\overline{VOL} EN + (\overline{XTRA} EN *VOL SEL)
	$\overline{\text{VOL}}$ DN	I	$VOL_EN * (XTRA_EN + \overline{VOL_SEL})$
1	I ² S0_BCLK	1	$\overline{VOL}_{EN} + (\overline{XTRA}_{EN} * VOL_{SEL})$
	GND	1	$VOL_EN * (XTRA_EN + \overline{VOL_SEL})$
75	IRQ(10)	0 (1)	MODEM_EN
	IRQ(4)	O (1)	MODEM_EN
79	I ² S1_DATA	I	MODEM_EN
	IRQ(3)	O (1)	MODEM_EN
80	I ² S1_BCLK		MODEM_EN
	M D M _ I R Q	I	M O D E M _ E N
81	I ² S1_LRCLK	I	MODEM_EN
	$\overline{\text{MDM_SEL}}$	0 (2)	MODEM_EN
95	SPORT_SCLK	0	XTRA_EN * (VOL_EN * VOL_SEL)
	_	0	XTRA_EN
			XTRA_EN * VOL_EN * VOL_SEL
96	_	0 (2)	XTRA_EN * (VOL_EN * VOL_SEL)
			XTRA_EN
			XTRA_EN * (VOL_EN * VOL_SEL)
97			XTRA_EN * (VOL_EN * VOL_SEL)
			XTRA_EN
0.0		0	XTRA_EN * VOL_EN * VOL_SEL
98			XTRA_EN * (VOL_EN * VOL_SEL)
			XTRA_EN * XTRA_IRQ XTRA_EN * (VOL_EN * VOL_SEL)
			XTRA_EN * (VOL_EN * VOL_SEL) XTRA EN * XTRA_IRQ
	75 79 80 81	1	1 I ² S0_BCLK GND I I I I I I I I I I I I I I I I I I I

⁽¹⁾ IRQ pins are three-stated if not assigned to a logical device.

⁽²⁾ A pull-up or pull-down resistor may be required if EEPROM is used, because this pin is three-stated while EEPROM is read.

Table XIV. AD 1816A Pin Muxing

PQFP	TQFP	Pin Function	I/O	Flags Required
1	99	I ² S0_DATA VOL_UP	1	I ² S0_H V I ² S0_H V
2	100	I ² S0_LRCLK VOL_DN		1 ² S0_H V 1 ² S0_H V
3	1	I ² SO_BCLK GND	 	1 ² S0_H V 1 ² S0_H V
68	66	XCTL0/PCLKO PNPRST	0	RSTB_EN RSTB_EN
69	67	XCTL1/RING LD_SEL1	0 (1) 0	XTRA_EN + XTRA_CS XTRA_EN * XTRA_CS
75	73	IRQ(15) IRQ(11)	O (2) O (2)	IRQSEL15_11 IRQSEL15_11
76	74	IRQ(11) IRQ(9) IRQ(4)	O (2) O (2) O (2)	IRQSEL4_9_11 IRQSEL4_9_11* MODEM_EN IRQSEL4_9_11* MODEM_EN
77	75	IRQ(10) IRQ(4)	O (2) O (2)	IRQSEL4_10 IRQSEL4_10
78	76	IRQ(9) IRQ(14)	O (2) O (2)	IRQSEL9_14 IRQSEL9_14
81	79	I ² S1_DATA IRQ(3)	I O (2)	MODEM_EN * SUPER_EN * IRQ_EN (MODEM_EN + SUPER_EN + IRQ_EN) * IRQSEL3_9
82	80	IRQ(9) I ² S1_BCLK MDM_IRQ	O (2)	(MODEM_EN + SUPER_EN + IRQ_EN) * IRQSEL3_9 MODEM_EN MODEM_EN
83	81	I ² S1_LRCLK MDM_SEL IRQ(12)	0 (4) 0 (2)	MODEM_EN * SUPER_EN * IRQ_EN MODEM_EN *SUPER_EN (MODEM_EN + SUPER_EN) * IRQ_EN * IRQSEL12_13
97	95	IRQ(13) SPORT_SCLK LD_SEL0 N o Connect	0 (2) 0 0 0	(MODEM_EN + SUPER_EN) * IRQ_EN * IRQSEL 12_13 XTRA_EN * XTRA_HV XTRA_EN * XTRA_HV
98	96	SPORT_SDFS LD_DRQ VOL_UP	O (3)	XTRA_EN * XTRA_HV XTRA_EN * XTRA_HV XTRA_HV
99	97	SPORT_SDO LD_DACK VOL_DN GND	O (3) O (3) I	XTRA_EN * XTRA_HV XTRA_EN * XTRA_HV (XTRA_EN + XTRA_CS) * XTRA_HV XTRA_EN * XTRA_HV * XTRA_CS
100	98	SPORT_SDI LD_IRQ VOL_DN GND		XTRA_EN * XTRA_HV XTRA_EN XTRA_EN * XTRA_HV * XTRA_CS XTRA_EN * XTRA_HV * XTRA_CS

⁽¹⁾ Open-drain driver with internal weak pull-up.

The direction of some pins (input vs. output) depends on the flags. In order to prevent conflicts on pins that may be both inputs and outputs, the AD 1816 and AD 1816A disable the output drivers for those pins while the flags are being read from the EEPROM, and keep them disabled if the EEPROM data is invalid.

> REV. A -46-

⁽²⁾ PC_IRQ pins are three-stated if not assigned to a logical device.
(3) A pull-up or pull-down resistor may be required if EEPROM is used, because this pin is three-stated while EEPROM is read.
(4) An internal pull-up holds this pin deasserted until the EEPROM is read.

PROGRAMMING EXTERNAL EEPROMS

Below are the details for programming an external EEPROM or an ADI-supplied PC Program may be used. The PnP EEPROM can be written only in the "Alternate K ey State"; this prevents accidental EEPROM erasure when using standard PnP setup. The procedure for writing an EEPROM is:

- 1) Enter PnP configuration state and fully reset the part by writing 0x07 to PnP register 0x02. This step can be eliminated if the part has not been accessed since power-up, a previous full PnP reset or assertion of the ISA bus RESET signal.
- 2) Send the alternate initiation key to the PnP address port. EEPROM writes are disabled if the standard PnP key is used.
- 3) Enter isolation state and write a CSN to enter configuration state. Do not perform any isolation reads.
- 4) Poll PnP register 0x05 until it equals 0x01 and wait at least 336 microseconds (ensures that EEPROM is idle).
- 5) Write the second byte of your serial identifier to PnP register 0x20.
- 6) Read PnP register 0x04.
- 7) Wait for at least 464 microseconds, plus the EEPROM's write cycle time (up to 10 ms for a Xicor X 24C 02).
- 8) Repeat steps 4 through 7 for each byte in your PnP ROM, starting with the third byte of the serial identifier and ending with the final checksum byte. You must then continue to write filler bytes until 512 bytes, minus one more than the number of flag bytes, have been written. Finally, write the flag byte(s) (described above) and the first byte of the serial identifier.
- 9) Fully reset the part by writing 0x07 to PnP register 0x02.

The AD 1816 or AD 1816A will now act according to the contents of the EEPROM .

NOTES

Programming will not work if more than one part uses the same alternate initiation key in the system. Parts that use this alternate initiation key are the AD 1816 and AD 1816A.

If a 256-byte EEPROM is used, it is not necessary to wait 10 ms after writing bytes 255 to 511, because the EEPROM will ignore them anyway.

You can skip over bytes that you don't care to write by just performing a ROM read instead of a ROM write followed by a ROM read.

REFERENCE DESIGNS AND DEVICE DRIVERS

Reference designs and device drivers for the AD 1816A are available via the Analog D evices H ome Page on the World Wide Web at http://www.analog.com. Reference designs may also be obtained by contacting your local Analog D evices Sales representative or authorized distributor.

REV. A -47-




Figure 16. Recommended Application Circuit

-48-





Figure 17. AD1816A Frequency Response Plots (Full-Scale Line-Level Input, 0 dB Gain). The Plots Do Not Reflect the Additional Benefits of the AD1816A Analog Filters. Out-of-Band Images Will Be Attenuated by an Additional 31.4 dB at 100 kHz.

REV. A -49-


OUTLINE DIMENSIONS

Dimensions shown in inches and (mm).

100-Lead Plastic Quad Flatpack (S-100)



100-Lead Thin Quad Flatpack (ST-100)



-50- REV. A